Texas Instruments LMX1906-SP Bedienungsanleitung

EVM User's Guide: LMX1906EVM-CVAL

LMX1906-SP Evaluation Module

Description

The LMX1906-SP evaluation module (EVM) is

designed to evaluate the performance of the

LMX1906-SP, which is a four-output, ultra-low

additive jitter radio-frequency (RF) buffer, divider and

multiplier. The device can buffer RF frequencies up

to 18 GHz, multiply RF outputs up to 6.4 GHz,

and divide outputs by up to 6.4 GHz. This board

consists of an LMX1906-SP device and an integrated

USB2ANY programmer.

Features

• 300-MHz to 18-GHz output frequency

• 4 high-frequency clocks with corresponding

SYSREF outputs

– Shared divide by 2, 3, 4, 5, 6, 7 and 8

– Shared programmable multiplier ×2, ×3, and ×4

• 3.3-V supply voltage (with onboard 2.5-V LDOs) or

2.5-V supply voltage (with LDOs bypassed)

• –55ºC to +125ºC operating temperature (with

onboard MCU bypassed)

• Optional pin mode control without register

programming

Applications

• General purpose:

– Data converter clocking

– Clock distribution/multiplication/division

• Aerospace and defense:

–Radar

–Electronic warfare

–Seeker front end

– Phased array antenna/beam forming

www.ti.com Description

SNAU288 – DECEMBER 2023

Submit Document Feedback

LMX1906-SP Evaluation Module 1

1 Evaluation Module Overview

1.1 Introduction

The LMX1906-SP EVM is an ultra-low additive-jitter RF buffer, divider, and multiplier, with integrated SYSREF

generation capability. A separate auxiliary clock divider can be used for FPGAs or other logic ICs. Each RF

output (and the logic clock) is paired with a complementary SYSREF output with picosecond-precision delay-

tuning capability, and can be operated as a generator (with synchronization capability across multiple devices) or

as a repeater.

The EVM can be operated with a 3.3-V supply voltage when the onboard LDOs are utilized. The LDOs can be

bypassed, in this case the supply voltage is 2.5-V.

The EVM contains LMX1906-SP, two LDOs, a microcontroller and an IO expander. LMX1906-SP and the LDOs

can support –55ºC to +125ºC operation. For high temperature evaluation, use an USB2ANY dongle to control

the EVM.

1.2 Kit Contents

Included within each evaluation kit is:

• One LMX1906-SP EVM board (DC238) with integrated USB2ANY controller

• One USB cable

1.3 Specification

Table 1-1. LMX1906-SP EVM Specification

Parameter Value Conditions

Supply voltage (VCCIN SMA) 3.1 V to 3.5 V On-board voltage regulator outputs are 2.5 V

Supply current 1.3 A max. Various configurations

CLKIN input frequency

300 MHz to 18 GHz Buffer mode

150 MHz to 6.4 GHz Divider mode

3.2 to 6.4 GHz

Multiplier mode

CLK_MULT = ×1

1.6 to 3.2 GHz CLK_MULT = ×2

1.066 to 2.133 GHz CLK_MULT = ×3

800 MHz to 1.6 GHz CLK_MULT = ×4

1.4 Device Information

The high-frequency capability and extremely low jitter of this device, makes a great design to clock precision,

high-frequency data converters without degradation to the signal-to-noise ratio. Each of the four high-frequency

clock outputs, and additional LOGICLK output with larger divider range, is paired with a SYSREF output clock

signal. The SYSREF signal for JESD interfaces can either be internally generated or passed in as an input and

re-clocked to the device clocks. For data converter clocking applications, to have the jitter of the clock be less

than the aperture jitter of the data converter is critical. In applications where more than four data converters must

be clocked, a variety of cascading architectures can be developed using multiple devices to distribute all the

high-frequency clocks and SYSREF signals required. With low jitter and noise floor, this device combined with

an ultra-low noise reference clock source is an exemplary design for clocking data converters, especially when

sampling above 3 GHz.

Evaluation Module Overview www.ti.com

2LMX1906-SP Evaluation Module SNAU288 – DECEMBER 2023

Submit Document Feedback

2 Hardware

2.1 Setup

2.1.1 Evaluation Setup Requirement

At a minimum, evaluation of the buffer mode requires:

• A DC power supply capable of at least 3.1 V, 2 A

• A high-quality signal source, such as an SMA100B

• A spectrum analyzer or signal analyzer

• A PC with a USB port, running Windows 7 or a more recent version of Windows

• Texas Instruments Clocks and Synthesizers TICS Pro software

Full evaluation requires the following additional hardware:

• A high-speed 4-CH oscilloscope capable of resolving 5-ps step size for SYSREF delay tuning

• A 2-CH arbitrary function generator or other pulse source capable of outputting complementary LVDS pulses

and DC levels (1.25 V ± 0.2 V, differential, into 100-Ω DC load) for triggering SYSREF, SYNCing the dividers,

and determining SYSREF windowing values

• A phase noise analysis system capable of measuring at up to 18 GHz

2.1.2 Connection Diagram

50Ω

Power Supply

3.3V, 2A

2-CH Arbitrary

Function Generator

1.3V ± 0.2V

High-Quality Signal

Generator

PC with TICSPro &

device profile installed

50Ω

Balun

Signal Analyzer

50Ω

4-CH

Oscilloscope

50Ω

TP14

TP16

J14

TP11

TP10

TP1

TP6

TP4 TP9

TP5

TP12

TP7

J29

J28

J40

Figure 2-1. EVM Connection Diagram

www.ti.com Hardware

SNAU288 – DECEMBER 2023

Submit Document Feedback

LMX1906-SP Evaluation Module 3

Table 2-1. SPI Test Points

Test Point Net

TP1 SDO

TP4 CSB

TP5 SCK

TP6 SDI

TP9 CE

Table 2-2. I2C Testpoints for IO Expander

Test Point Net

TP10 SDA

TP11 SCL

Table 2-3. Supply Voltage Test Points

Test Point Net

TP7 VCC01_23

TP12 VCC_CLK_LOGIC

TP14 VCC_PinM

TP16 VCC_BIAS

Table 2-4. VCC Power Jumpers

Header Net Short Position Configuration

J14 CE

1-2 (EVM default) CE pulled high via 10 kΩ resistor results in LMX1909-SP enabled

2-3 External CE signal from USB2ANY in TICSpro 'pin' tab

J28 VCC_BYPASS or 1st LDO

2-3 (EVM default) Use on-board LDOS

1-2 Direct Supply from J23 (VCCIN) SMA connector

J29 VCC_IN or VCC_BYPASS

2-3 (EVM default) Use on-board LDOS

1-2 Direct Supply from J23 (VCCIN) SMA connector

J40 VCC_IN or 2nd LDO 2-3 (EVM default) Use on-board LDOS

1-2 Direct Supply from J23 (VCCIN) SMA connector

Table 2-5. Pin Control Jumpers (IO Expander Configurable)

Jumper Short position Configuration

SYSREFEN (Acts as CE pin for

entire SYSREF sub-system)

J38-J39 (Pulled HIGH) When SYSREFEN is set to HIGH, the entire SYSREF sub-system is

enabled with register defaults set accordingly. SPI can still be used to

disable.

J37-J38 (Pulled LOW) When SYSREFEN is set to low, the entire SYSREF sub-system is

deactivated and SPI cannot re-enable.

LOGICEN (Acts as CE pin for

LOGICH)

J38-J39 (Pulled HIGH) When LOGICEN is set to HIGH, the entire SYSREF sub-system is

enabled with register defaults set accordingly. SPI can still be used to

disable.

J37-J38 (Pulled LOW) When LOGICEN is set to low, all FPGA/LOGIC circuits and the

SYSREF sub-system are deactivated and SPI cannot re-enable.

Hardware www.ti.com

4LMX1906-SP Evaluation Module SNAU288 – DECEMBER 2023

Submit Document Feedback

Table 2-6. Pin State Headers (IO Expander Configurable)

Header Short Position Configuration

PWRSEL[2:0]

000 Output power configurable via SPI

001 - Lowest output power

Pin Mode (Also controllable via IO expander)⋮

111 - Highest Output Power

CLKx_EN Pulled LOW (GND) J31-J32 Disables corresponding CLKOUTx

Pulled HIGH (VCC) J32-J33 Enables corresponding CLKOUTx

CAL Transition from LOW to HIGH Calibrates the multiplier or Resets the divider

LOW Calibration & Reset controllable via SPI

WARNING

If the user wishes to use IO expander, then make sure that no shorts are present on any of the

header pins. Otherwise, the IO expander or the MCU is damaged.

The onboard TCA9535 IO expander allows the user to change pin states without the need of physical shorts on

the header pin. This allows users to toggle pin modes through the GUI as well. If the user wishes to evaluate the

LMX1906-SP without MCU control (physical pin strapping), then make sure no jumpers are present on any of the

pin state headers.

USB POWER needs to be provided if LDOs utilization is desired. VCCIN can have a 3.3 V supply connected but,

if the USB cable is disconnected, then the board is without power.

Table 2-7. Usage Modes

Usage Configuration

With USB & DUT LDOs

• Short J28, J29 and J40 jumpers to LDO

• Apply 3.3 V to VCCIN

• Apply USB connection

Without USB & DUT LDOs

• Short J28, J29 and J40 jumpers to LDO

• Apply 3.3 V to VCCIN

• Apply 5 V to VBIAS (TP16) - To avoid damage to host pc usb port, do not apply

external source to vbias unless usb is disconnected or r44 has been removed.

With USB & DUT LDOs bypassed

• Short J28, J29 and J40 jumpers to bypass

• Apply 2.5 V to VCCIN

• Apply USB connection

Without USB & DUT LDOs bypassed

• Short J28, J29 and J40 jumpers to LDO

• Apply 2.5 V to VCCIN

Note

SPI reading while using DUT LDOs: 3.3 V supply can prevent SPI read-back from functioning as

intended. Make sure the input voltage to U7 is larger than 0.7 * VCCIN and that output voltage of U7 is

greater than 2.31 V.

www.ti.com Hardware

SNAU288 – DECEMBER 2023

Submit Document Feedback

LMX1906-SP Evaluation Module 5

2.1.2.1 How to Enable Full SPI Control

Short positions for full SPI control (not using IO expander).

Header Short Position Configuration

PWRSEL[2:0] 000 Output power configurable via SPI.

CLKx_EN Pulled HIGH (VCC) Enables corresponding CLKOUTx, SPI can still disable each output.

MUXSEL[1:0] 000 MUXSEL controlled via SPI.

DIVSEL[2:0] 000 DIVSEL controlled via SPI.

SYSREF_EN Pulled HIGH (VCC) Enables entire SYSREF system which is controlled via SPI.

LOGICEN Pulled HIGH (VCC) Enables entire LOGICLK system which is controllable via SPI.

2.1.3 Power Requirements

Apply 3.3 V to the J23 header. The acceptable supply voltage range is 3.1 V to 3.5 V, and the board can draw

up to 1.3 A during operation, so the resistance of the cable is matter. The on-board LDOs have about 40 mA

ground current for converting 3.3 V to 2.5 V supply. Furthermore, enabling or disabling various system functions

can change the board current by 50 % or more.

2.1.4 Pin Mode Strapping

Mode of Operation Jumper Position Multiplier/Divider Short

Position

Multiplier/Divider Value Short

Position

Multiplier mode Short MUXSEL[1:0] to VCC (J35-

J36)

Short DIVSEL[0] & DIVSEL[2] to

GND & short DIVSEL[1] to VCC

x2 Multiplier value

Short DIVSEL[2] to GND x3 Multiplier value

Short DIVSEL[1:0] to GND &

DIVSEL[2] to VCC

x4 Multiplier Value

Divider mode Short MUXSEL[0] to GND

Short DIVSEL[2:1] to GND Div by 2

Short DIVSEL[0] & DIVSEL[2] to

GND

Div by 3

Short DIVSEL[2] to GND Div by 4

Short DIVSEL[1:0] to GND Div by 5

Short DIVSEL[1] to GND Div by 6

Short DIVSEL[0] to GND Div by 7

DIVSEL [2:0] float Div by 8

Buffer mode Short MUXSEL[1] to GND N/A

Note

1. In multiplier mode, A LOW to HIGH transition on CAL header must be done. This is accomplished

using a short on CAL header pin (J38) to VCC.

2. Only divider values of 2/3/4 are available in pin mode. Divider values of 5 , 6 , 7 & 8 are valid

divider values only when in SPI mode.

Hardware www.ti.com

6LMX1906-SP Evaluation Module SNAU288 – DECEMBER 2023

Submit Document Feedback

2.1.5 Reference Clock

Connect the CLKINP SMA connector to a high-quality signal source such as an SMA100B signal generator. Both

CLKIN inputs are terminated internally with 50 Ω to AC-GND (that is, GND connection is formed by an internal

capacitor), so no external termination is required or recommended. Input can be driven differentially, connect

both CLKINP and CLKINN SMA connectors to a balun or a differential clock source.

The default EVM profile configures the device in buffer mode. Logiclk is on by default with a predefined output

divider value of 128. The input frequency can be modified per the operating range of each functional element if

desired. This EVM setup guide and related plots assume 800-MHz input at CLKIN for buffer mode.

To evaluate SYSREF repeater mode, connect the SYSREF input SMAs to a differential output source such

as an arbitrary function generator. The EVM connections for the SYSREF input are DC-coupled and provide

internal 100-Ω termination with several biasing options. At POR, the EVM automatically applies a weak 1.3-V

common mode bias to the SYSREFREQ pins. However, the default EVM profile configures the SYSREF input

for DC-coupled input. In DC-coupled mode, the common mode bias on the SYSREFREQ pins must be between

1 V and 2 V. The input common mode requirements can be fulfilled with a standard LVDS output buffer.

For evaluating SYNC mode and SYSREF windowing, to have a SYSREFREQ input source capable of

consistently meeting setup and hold requirements for a single cycle of the input clock is critical. This can become

very challenging at higher frequencies where set up and hold requirements can be < 50 ps. Another device

capable of picosecond-precision timed pulses, such as LMX2820 or LMX2594, can be used as a reference input

to both CLKIN and SYSREF for evaluating these features.

2.1.5.1 Output Connections

All CLKOUT connections are AC-coupled at the LMX1906-SP EVM and can be connected directly to RF

instruments with 0VDC requirements; an additional DC block is not required. The unused CLKOUT SMA

connector must be terminated with a 50-Ω load, or a differential connection can be used if a balun with the

best frequency range is available.

Recommended oscilloscope connections include one CLKOUT and one SYSREF output from the same channel,

as well as the one LOGICLK and one LOGISYS output.

Other unused CLKOUT SMA connectors must be terminated with 50-Ω single-ended or 100-Ω differential load,

or alternately must be disabled in software, to minimize unterminated output effects on performance.

2.1.5.2 Header Information

The LMX1906-SP EVM can be operated in either pin mode or SPI mode. Pin mode allows basic configuration

of the LMX1906-SP device without the need of a microcontroller. SPI mode provides full customization of the

LMX1906-SP device. Mode of operation is set via on-board headers J31 to J39 which can also be controlled

via the IO expander, more information on this can be found in Section 2.1.5.7. Other headers are used to select

power supply source and set the CE pin.

2.1.5.3 Default Configuration

The LMX1906-SP EVM silicon default is buffer mode with all outputs enabled with maximum output power. SPI

is disabled in this mode assuming no jumpers are being utilized and neither the IO expander. LOGICLOCK is

also enabled in this mode with a fixed divider value of 128.

www.ti.com Hardware

SNAU288 – DECEMBER 2023

Submit Document Feedback

LMX1906-SP Evaluation Module 7

2.1.5.4 How to Generate SYSREF

To generate a continuous SYSREF signal proceed with the following steps:

1. Set SRREQ_MODE (R14[2:1] ) = SYSREFREQ (0x1)

2. Set SYSREF_MODE (R17[1:0]) = Generator Mode Continuous (0x1)

Figure 2-2. How to Enable Continuous SYSREF and Set SYSREFREQ

3. Set SYSREFREQ_FORCE (R72[2:1]) = HIGH

Figure 2-3. SYSREFREQ_FORCE

Hardware www.ti.com

8LMX1906-SP Evaluation Module SNAU288 – DECEMBER 2023

Submit Document Feedback

2.1.5.5 Multiplier Mode Example

To set LMX1906-SP to multiplier mode by using SPI, follow the steps below:

Set CLK_MUX (R25[2:0] = Multiplier (0x3).

Figure 2-4. Selecting Multiplier Mode

Set CLK_MULT (R25[5:3]) to appropriate multiplier value for respective CLKIN frequency.

Figure 2-5. Selecting Multiplier Value

www.ti.com Hardware

SNAU288 – DECEMBER 2023

Submit Document Feedback

LMX1906-SP Evaluation Module 9

Press Calibrate Multiplier button in GUI.

Figure 2-6. Calibrate Multiplier

2.1.5.6 Divider Mode Example

To set LMX1906-SP to divider mode via SPI do the following:

Set CLK_MUX (R25[2:0] = Divider (0x2).

Refer to image above in Section 2.1.5.5.

Set CLK_DIV (R25[5:3]) to appropriate divider value for respective CLKIN frequency.

Figure 2-7. Divider Value

The CLKIN frequency divided by respective divider value at CLKOUTx is now available for viewing.

Hardware www.ti.com

10 LMX1906-SP Evaluation Module SNAU288 – DECEMBER 2023

Submit Document Feedback

Inhaltsverzeichnis

Andere Texas Instruments Hauptplatine Handbücher

Texas Instruments

Texas Instruments TPA3250D2EVM Bedienungsanleitung

Texas Instruments

Texas Instruments LMK00101BEVAL/NOPB Bedienungsanleitung

Texas Instruments

Texas Instruments TPS65053EVM-389 Bedienungsanleitung

Texas Instruments

Texas Instruments DRV8329AEVM Bedienungsanleitung

Texas Instruments

Texas Instruments AN-1574 LM5073 Bedienungsanleitung

Texas Instruments

Texas Instruments DEM-PCM2912 EVM Bedienungsanleitung

Texas Instruments

Texas Instruments bq25570 Bedienungsanleitung

Texas Instruments

Texas Instruments TMP392EVM Bedienungsanleitung

Texas Instruments

Texas Instruments CC900DB Bedienungsanleitung

Texas Instruments

Texas Instruments TPSF12C3QEVM Bedienungsanleitung

Texas Instruments

Texas Instruments LM25085A Bedienungsanleitung

Texas Instruments

Texas Instruments BOOSTXL-DRV8305EVM Bedienungsanleitung

Texas Instruments

Texas Instruments REF54EVM Bedienungsanleitung

Texas Instruments

Texas Instruments TSW14J57EVM Bedienungsanleitung

Texas Instruments

Texas Instruments AFE707EVM Series Bedienungsanleitung

Texas Instruments

Texas Instruments TPS65276V PMIC Bedienungsanleitung

Texas Instruments

Texas Instruments DAC8534 Bedienungsanleitung

Texas Instruments

Texas Instruments DS90UB95x-Q1 Bedienungsanleitung

Texas Instruments

Texas Instruments THS3215EVM Bedienungsanleitung

Texas Instruments

Texas Instruments CAPTIVATE-EMC Bedienungsanleitung

Texas Instruments

Texas Instruments TPS22925EVM Bedienungsanleitung

Texas Instruments

Texas Instruments LM3639A Bedienungsanleitung

Texas Instruments

Texas Instruments TPA6020A2 Bedienungsanleitung

Texas Instruments

Texas Instruments TPS62350EVM-201 Bedienungsanleitung

Beliebte Hauptplatine Handbücher anderer Marken

DFI

DFI SD170 Bedienungsanleitung

ASROCK

ASROCK ROMED8-2T Bedienungsanleitung

Asus

Asus P2L97A Bedienungsanleitung

Winmate

Winmate IC70 Bedienungsanleitung

Asus

Asus MES-B Bedienungsanleitung

Grantech

Grantech SYS8F377VGGA-3OMN Bedienungsanleitung

Telit Wireless Solutions

Telit Wireless Solutions SL869-3DR Bedienungsanleitung

Gigabyte

Gigabyte GA-9IVDT Bedienungsanleitung

Commell

Commell MS-C73 Bedienungsanleitung

IBT Technologies

IBT Technologies MB860 Bedienungsanleitung

Nvidia

Nvidia TEGRA DG-04927-001_V01 Bedienungsanleitung

Biostar

Biostar M7VIT Bravo Bedienungs- und Montageanleitung

Intel

Intel D33217CK Bedienungsanleitung

Asus

Asus F1A55-M LX PLUS R2.0 Bedienungsanleitung

EPC

EPC EPC9147C Bedienungsanleitung

Asus

Asus EX-B760M-V5 D4 Bedienungsanleitung

EPOX

EPOX MU-8KHA0010 Bedienungsanleitung

Ski-Doo

Ski-Doo Bombardier MPEM 219 700 090 Bedienungsanleitung