
Copyright©2023 Design Gateway Co,.Ltd. All rights reserved.
Page 6/
Connection between PCIe and each M.2 SSD
The connection between each lane of the PCIe socket and the four M.2 SSDs attached to CN1-CN4 in this
adapter is as follows
PCIe Lane# (signal direction) PCIe signal name PCIe Pin# M.2 Conn. M.2 Pin#
Lane0 Tx (FPGA->PCIe->M.2) PERp0/PERn0 A16/A17 CN1 49/47
Lane0 Rx (FPGA<-PCIe<-M.2) PETp0/PETn0 B14/B15 CN1 43/41
Lane1 Tx (FPGA->PCIe->M.2) PERp1/PERn1 A21/A22 CN1 37/35
Lane1 Rx (FPGA<-PCIe<-M.2) PETp1/PETn1 B19/B20 CN1 31/29
Lane2 Tx (FPGA->PCIe->M.2) PERp2/PERn2 A25/A16 CN1 25/23
Lane2 Rx (FPGA<-PCIe<-M.2) PETp2/PETn2 B23/B24 CN1 19/17
Lane3 Tx (FPGA->PCIe->M.2) PERp3/PERn3 A29/A30 CN1 13/11
Lane3 Rx (FPGA<-PCIe<-M.2) PETp3/PETn3 B27/B28 CN1 7/5
Lane4 Tx (FPGA->PCIe->M.2) PERp4/PERn4 B33/B34 CN2 49/47
Lane4 Rx (FPGA<-PCIe<-M.2) PETp4/PETn4 A35/A36 CN2 43/41
Lane5 Tx (FPGA->PCIe->M.2) PERp5/PERn5 B37/B38 CN2 37/35
Lane5 Rx (FPGA<-PCIe<-M.2) PETp5/PETn5 A39/A40 CN2 31/29
Lane6 Tx (FPGA->PCIe->M.2) PERp6/PERn6 B41/B42 CN2 25/23
Lane6 Rx (FPGA<-PCIe<-M.2) PETp6/PETn6 A43/A44 CN2 19/17
Lane7 Tx (FPGA->PCIe->M.2) PERp7/PERn7 B45/B46 CN2 13/11
Lane7 Rx (FPGA<-PCIe<-M.2) PETp7/PETn7 A47/A48 CN2 7/5
Lane8 Tx (FPGA->PCIe->M.2) PERp8/PERn8 B50/B51 CN3 49/47
Lane8 Rx (FPGA<-PCIe<-M.2) PETp8/PETn8 A52/A53 CN3 43/41
Lane9 Tx (FPGA->PCIe->M.2) PERp9/PERn9 B54/B55 CN3 37/35
Lane9 Rx (FPGA<-PCIe<-M.2) PETp9/PETn9 A56/A57 CN3 31/29
Lane10 Tx (FPGA->PCIe->M.2) PERp10/PERn10 B58/B59 CN3 25/23
Lane10 Rx (FPGA<-PCIe<-M.2)
PETp10/PETn10 A60/A61 CN3 19/17
Lane11 Tx (FPGA->PCIe->M.2) PERp11/PERn11 B62/B63 CN3 13/11
Lane11 Rx (FPGA<-PCIe<-M.2) PETp11/PETn11 A64/A65 CN3 7/5
Lane12 Tx (FPGA->PCIe->M.2) PERp12/PERn12 B66/B67 CN4 49/47
Lane12 Rx (FPGA<-PCIe<-M.2)
PETp12/PETn12 A68/A69 CN4 43/41
Lane13 Tx (FPGA->PCIe->M.2) PERp13/PERn13 B70/B71 CN4 37/35
Lane13 Rx (FPGA<-PCIe<-M.2)
PETp13/PETn13 A72/A73 CN4 31/29
Lane14 Tx (FPGA->PCIe->M.2) PERp14/PERn14 B74/B75 CN4 25/23
Lane14 Rx (FPGA<-PCIe<-M.2)
PETp14/PETn14 A76/A77 CN4 19/17
Lane15 Tx (FPGA->PCIe->M.2) PERp15/PERn15 B78/B79 CN4 13/11
Lane15 Rx (FPGA<-PCIe<-M.2)
PETp15/PETn15 A80/A81 CN4 7/5
Table-1: Connection between each PCIe lane and four M.2 SSDs