Fujitsu MB15E07SL Bedienungsanleitung

DS04-21358-4E

FUJITSU SEMICONDUCTOR

DATA SHEET

ASSP

Single Serial Input

PLL Frequency Synthesizer

On-chip 2.5 GHz Prescaler

MB15E07SL

■

■■

■DESCRIPTION

TheFujitsuMB15E07SLisaserialinputPhaseLockedLoop(PLL)frequencysynthesizerwitha2.5GHzprescaler.

The 2.5 GHz prescaler has a dual modulus division ratio of 32/33 or 64/65 enabling pulse swallowing operation.

The supply voltage range is between 2.4 V and 3.6 V. The MB15E07SL uses the latest BiCMOS process, as a

resultthesupplycurrentistypically3.5mAat2.7V.Arefinedchargepumpsupplieswell-balancedoutput currents

of 1.5 mA and 6 mA. The charge pump current is selectable by serial data.

MB15E07SL is ideally suited for wireless mobile communications, such as GSM (Global System for Mobile

Communications) and PCS.

■

■■

■FEATURES

• High frequency operation: 2.5 GHz Max

• Low power supply voltage: VCC = 2.4 to 3.6 V

• Ultra Low power supply current: ICC = 3.5 mA Typ (VCC = Vp = 2.7 V, Ta = +25°C, in locking state)

ICC = 4.0 mA Typ (VCC = Vp = 3.0 V, Ta = +25°C, in locking state)

• Direct power saving function: Power supply current in power saving mode

Typ 0.1 µA (VCC = Vp = 3.0 V, Ta = +25°C), Max 10 µA (VCC = Vp = 3.0 V)

(Continued)

■

■■

■PACKAGES 16-pin plastic SSOP

(FPT-16P-M05)

16-pad plastic BCC

(LCC-16P-M06)

MB15E07SL

(Continued)

• Dual modulus prescaler: 32/33 or 64/65

• Serial input 14-bit programmable reference divider: R = 3 to 16,383

• Serial input programmable divider consisting of:

- Binary 7-bit swallow counter: 0 to 127

- Binary 11-bit programmable counter: 3 to 2,047

• Software selectable charge pump current

• On-chip phase control for phase comparator

• Operating temperature: Ta = –40 to +85°C

• Pin compatible with MB15E07, MB15E07L

■PIN ASSIGNMENTS

OSCIN

OSCOUT

VCC

GND

Xfin

fin

φR

φP

LD/fout

Data

Clock

OSCOUT

VCC

GND

Xfin

φP

LD/fout

Data

OSCIN φR

fin Clock

678 9

141516

(FPT-16P-M05) (LCC-16P-M06)

16-pin SSOP 16-pad BCC

Top view Top view

MB15E07SL

■PIN DESCRIPTIONS

Pin no. Pin

name I/O Descriptions

SSOP BCC

116OSC

IN I Programmable reference divider input. Connection to a TCXO.

21OSC

OUT O Oscillator output.

32V

P– Power supply voltage input for the charge pump.

43VCC – Power supply voltage input.

54D

OOCharge pump output.

Phase of the charge pump can be selected via programming of the FC bit.

6 5 GND – Ground.

7 6 Xfin I Prescaler complementary input, which should be grounded via a capacitor.

87finI

Prescaler input.

Connection to an external VCO should be done via AC coupling.

98ClockI

Clock input for the 19-bit shift register.

Data is shifted into the shift register on the rising edge of the clock.

(Open is prohibited.)

10 9 Data I Serial data input using binary code.

The last bit of the data is a control bit. (Open is prohibited.)

11 10 LE I Load enable signal input. (Open is prohibited.)

When LE is set high, the data in the shift register is transferred to a latch

according to the control bit in the serial data.

12 11 PS I

Power saving mode control. This pin must be set at “L” at Power-ON.

(Open is prohibited.)

PS = “H”; Normal mode

PS = “L”; Power saving mode

13 12 ZC I

Forced high-impedance control for the charge pump (with internal pull up

resistor.)

ZC = “H”; Normal Do output.

ZC = “L”; Do becomes high impedance.

14 13 LD/fout O

Lock detect signal output (LD)/phase comparator monitoring output (fout).

The output signal is selected via programming of the LDS bit.

LDS = “H”; outputs fout (fr/fp monitoring output)

LDS = “L”; outputs LD (“H” at locking, “L” at unlocking.)

15 14 φPO

Phase comparator N-channel open drain output for an external charge

pump. Phase can be selected via programming of the FC bit.

16 15 φRO

Phase comparator CMOS output for an external charge pump. Phase can

be selected via programming of the FC bit.

MB15E07SL

■BLOCK DIAGRAM

Clock

Data

fin

OSCOUT

OSCIN

φR

LD/fout

φP

Prescaler

32/33

64/65

Xfin

GND

VCC

SW FC CS

LDS

. .

. . . . . .

(16)

(1)

(2)

(3)

(4)

(5)

(6)

(7)

(15)

(14)

(13)

(12)

(11)

(10)

(9)

(8)

1Reference

oscillator

circuit

Binary 14-bit

reference counter

Phase

comparator

Lock

detector

LD/fr/fp

selector

Charge pump

Current switch

14-bit latch

7-bit latch Intermittent

mode control

(power save)

11-bit latch

1-bit

control

latch

4-bit latch

19-bit shift register

Binary 7-bit

swallow counter Binary 11-bit

programmable

counter

: SSOP

( ) : BCC

MB15E07SL

■ABSOLUTE MAXIMUM RATINGS

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current,

temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

■RECOMMENDED OPERATING CONDITIONS

WARNING: The recommended operating conditions are required in order to ensure the normal operation of the

semiconductor device. All of the device’s electrical characteristics are warranted when the device is

operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation

outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on

the data sheet. Users considering application outside the listed conditions are advised to contact their

FUJITSU representatives beforehand.

Parameter Symbol Condition Rating Unit Remark

Min Max

Power supply voltage VCC ––0.54.0V

VP–VCC 6.0 V

Input voltage VI––0.5VCC +0.5 V

Output voltage VOExcept Do GND VCC V

VODo GND VPV

Storage temperature Tstg – –55 +125 °C

Parameter Symbol Value Unit Remark

Min Typ Max

Power supply voltage VCC 2.4 3.0 3.6 V

VPVCC –5.5V

Input voltage VIGND – VCC V

Operating temperature Ta –40 – +85 °C

MB15E07SL

■ELECTRICAL CHARACTERISTICS (VCC = 2.4 to 3.6 V, Ta = –40 to +85°C)

*1 : Conditions; fosc = 12 MHz, Ta = +25°C, in locking state.

*2 : VCC = VP= 3.0 V, fosc = 12.8 MHz, Ta = +25°C, in power saving mode

Parameter Symbol Condition Value Unit

Min Typ Max

Power supply current*1ICC*1 fin = 2500 MHz, VCC = VP= 2.7 V

(VCC = VP= 3.0 V) –3.5

(4.0) –mA

Power saving current IPS ZC = “H” or open – 0.1*2 10 µA

Operating frequency fin fIN – 700 – 2500 MHz

OSCIN OSCIN –3–40MHz

Input sensitivity fin*3 Pfin 50 Ω system

(Refer to the measurement

circuit.) –15 – +2 dBm

OSCIN*3 VOSC –0.5–VCC Vp-p

“H” level input voltage Data,

Clock,

LE,PS,

VIH –VCC × 0.7 – –

“L” level input voltage VIL –––VCC × 0.3

“H” level input current Data,

Clock,

LE, PS

IIH*4 ––1.0–+1.0

µA

“L” level input current IIL*4 ––1.0–+1.0

“H” level input current OSCIN IIH – 0 – +100 µA

“L” level input current IIL*4 ––100–0

“H” level input current ZC IIH*4 ––1.0–+1.0

µA

“L” level input current IIL*4 Pull up input –100 – 0

“L” level output voltage φ

φφ

φPV

OL Open drain output – – 0.4 V

“H” level output voltage φ

φφ

φR,

LD/fout VOH VCC = VP= 3.0 V, IOH = –1 mA VCC – 0.4 – – V

“L” level output voltage VOL VCC = VP= 3.0 V, IOL = 1 mA – – 0.4

“H” level output voltage Do VDOH VCC = VP= 3.0 V, IDOH = –0.5 mA VP– 0.4 – – V

“L” level output voltage VDOL VCC = VP= 3.0 V, IDOL = 0.5 mA – – 0.4

High impedance cutoff

current Do IOFF VCC = VP= 3.0 V,

VOFF = 0.5 V to VP– 0.5 V ––2.5nA

“L” level output current φ

φφ

φPI

OL Open drain output 1.0 – – mA

“H” level output current φ

φφ

φR,

LD/fout IOH ––––1.0

“L” level output current IOL –1.0––

“H” level output current Do IDOH*4 VCC = 3 V,

VP = 3 V,

VDO = VP/2

Ta = +25°C

CS bit = “H” – –6.0 –

CS bit = “L” – –1.5 –

“L” level output current IDOL CS bit = “H” – 6.0 –

CS bit = “L” – 1.5 –

Charge pump current

rate

IDOL/IDOH IDOMT*5 VDO = VP/2 –3–%

vs VDO IDOVD*6 0.5 V ≤VDO ≤VP– 0.5 V – 10 – %

vs Ta IDOTA*7 – 40°C ≤Ta ≤+85°C–10–%

MB15E07SL

*3 : AC coupling. 1000 pF capacitor is connected under the condition of Min operating frequency.

*4 : The symbol “–” (minus) means direction of current flow.

*5 : VCC = VP= 3.0 V, Ta = +25°C (|I3| – |I4|) / [(|I3| + |I4|) /2] ×100(%)

*6 : VCC = VP= 3.0 V, Ta = +25°C [(|I2| – |I1|) /2] / [(|I1| + |I2|) /2] ×100(%) (Applied to each IDOL, IDOH)

*7 : VCC = VP= 3.0 V, VDO = VP/2 (|IDO(85°C) – IDO(–40°C)| /2) / (|IDO(85°C) + IDO(–40°C)| /2) ×100(%) (Applied to each IDOL, IDOH)

I3I2

I2I4

IDOL

IDOH

0.5

Charge Pump Output Voltage (V)

Vp/2 Vp

Vp −0.5 V

MB15E07SL

■FUNCTIONAL DESCRIPTION

1. Pulse Swallow Function

The divide ratio can be calculated using the following equation:

fVCO = [(M ×N) + A] ×fOSC ÷R (A < N)

fVCO : Output frequency of external voltage controlled oscillator (VCO)

N : Preset divide ratio of binary 11-bit programmable counter (3 to 2,047)

A : Preset divide ratio of binary 7-bit swallow counter (0 ≤A ≤127)

fOSC : Output frequency of the reference frequency oscillator

R : Preset divide ratio of binary 14-bit programmable reference counter (3 to 16,383)

M : Preset divide ratio of modulus prescaler (32 or 64)

2. Serial Data Input

Serial data is processed using the Data, Clock, and LE pins. Serial data controls the programmable reference

divider and the programmable divider separately.

Binary serial data is entered through the Data pin.

One bit of data is shifted into the shift register on the rising edge of the Clock. When the LE signal pin is taken

high, stored data is latched according to the control bit data as follows:

Table 1. Control Bit

(1) Shift Register Configuration

Control bit (CNT) Destination of serial data

H For the programmable reference divider

L For the programmable divider

12345678910111213141516171819

10 R

11 R

12 R

13 R

14 SW FC LDS CS

Programmable Reference Counter

MSB

Data Flow

CNT : Control bit [Table 1]

R1 to R14 : Divide ratio setting bit for the programmable reference counter (3 to 16,383) [Table 2]

SW : Divide ratio setting bit for the prescaler (32/33 or 64/65) [Table 5]

FC : Phase control bit for the phase comparator [Table 8]

LDS : LD/fOUT signal select bit [Table 7]

CS : Charge pump current select bit [Table 6]

Note: Start data input with MSB first.

LSB

MB15E07SL

Table 2. Binary 14-bit Programmable Reference Counter Data Setting

Note : Divide ratio less than 3 is prohibited.

Table 3. Binary 11-bit Programmable Counter Data Setting

Note : Divide ratio less than 3 is prohibited.

Table 4. Binary 7-bit Swallow Counter Data Setting

Divideratio(R) R14 R13 R12 R11 R10 R9 R8 R7 R6 R5 R4 R3 R2 R1

3 00000000000011

4 00000000000100

⋅ ⋅⋅⋅⋅⋅⋅⋅⋅⋅⋅⋅⋅⋅⋅

16383 11111111111111

Divideratio(N)N11N10N9N8N7N6N5N4N3N2N1

3 00000000011

4 00000000100

⋅ ⋅⋅⋅⋅⋅⋅⋅⋅⋅⋅⋅

2047 11111111111

Divideratio(A) A7A6A5A4A3A2A1

0 0000000

1 0000001

⋅ ⋅⋅⋅⋅⋅⋅⋅

127 1111111

12345678910111213141516171819

10 N

Programmable Counter

LSB MSB

Data Flow

CNT : Control bit [Table 1]

N1 to N11 : Divide ratio setting bits for the programmable counter (3 to 2,047) [Table 3]

A1 to A7 : Divide ratio setting bits for the swallow counter (0 to 127) [Table 4]

Note: Data input with MSB first.

MB15E07SL

Table 5. Prescaler Data Setting

Table 6. Charge Pump Current Setting

Table 7. LD/fout Output Select Data Setting

(2) Relation between the FC Input and Phase Characteristics

The FC bit changes the phase characteristics of the phase comparator. Both the internal charge pump output

level (DO) and the phase comparator output (φR, φP) are reversed according to the FC bit. Also, the monitor pin

(fOUT) output is controlled by the FC bit. The relationship between the FC bit and each of DO, φR, and φP is shown

below.

Table 8. FC Bit Data Setting (LDS = “H”)

* : High-Z

SW Prescaler divide ratio

H32/33

L64/65

CS Current value

H±6.0 mA

L±1.5 mA

LDS LD/fOUT output signal

H fout signal

L LD signal

FC = High FC = Low

DOφ

φφ

φRφ

φφ

φPLD/foutD

Oφ

φφ

φRφ

φφ

φPLD/fout

fr > fPHLL

fout = fr

LHZ*

fout = fpfr < fPLHZ* HLL

fr = fPZ* L Z* Z* L Z*

Inhaltsverzeichnis

Andere Fujitsu Netzwerk-Hardware Handbücher

Fujitsu

Fujitsu anywAiR Bedienungsanleitung

Fujitsu

Fujitsu F2MC-16FX QFP-100P Bedienungsanleitung

Fujitsu

Fujitsu MB15F74UL Bedienungsanleitung

Fujitsu

Fujitsu Primergy CX250 S2 Bedienungsanleitung

Fujitsu

Fujitsu MB88121 SERIES Bedienungsanleitung

Fujitsu

Fujitsu ETERNUS AB Series Betriebsanleitung

Fujitsu

Fujitsu BS2000 SE Series Bedienungsanleitung

Fujitsu

Fujitsu PRIMERGY 4Gbit/s FC I/O Modules Bedienungsanleitung

Fujitsu

Fujitsu FLASHWAVE 7500 Bedienungsanleitung

Beliebte Netzwerk-Hardware Handbücher anderer Marken

Matrix Switch Corporation

Matrix Switch Corporation MSC-HD161DEL Bedienungsanleitung

B&B Electronics

B&B Electronics ZXT9-IO-222R2 Bedienungsanleitung

Yudor

Yudor YDS-16 Bedienungsanleitung

D-Link

D-Link ShareCenter DNS-320L Bedienungsanleitung

Samsung

Samsung ES1642dc Gebrauchsanweisung

Honeywell Home

Honeywell Home LTEM-PV Montageanleitung

evertz

evertz 7700 Series Bedienungsanleitung

D-Link

D-Link ShareCenter DNS-343 Bedienungsanleitung

Asante

Asante AsanteBridge 1012 Bedienungsanleitung

FireBrick

FireBrick FB2700 Bedienungsanleitung

Audiovox Electronics

Audiovox Electronics ARWH2T Bedienungsanleitung

ADC

ADC DSX-1 Handbuch

NetComm

NetComm NF2 Bedienungsanleitung

Alcatel-Lucent

Alcatel-Lucent 5620 Bedienungsanleitung

Dell EMC

Dell EMC XC6420 Series Bedienungsanleitung

Lanner

Lanner NCA-1020A Bedienungsanleitung

Allied Telesis

Allied Telesis AT-TN121-A Bedienungsanleitung

Arista

Arista CCA-ETM-Q12 Bedienungsanleitung