
Meta Debugger | 2
©1989-2022 Lauterbach
Meta Debugger
TRACE32 Online Help
TRACE32 Directory
TRACE32 Index
TRACE32 Documents ......................................................................................................................
ICD In-Circuit Debugger ................................................................................................................
Processor Architecture Manuals ..............................................................................................
Meta ..........................................................................................................................................
Meta Debugger ..................................................................................................................... 1
Introduction ....................................................................................................................... 5
Brief Overview of Documents for New Users 5
Demo and Start-up Scripts 6
Warning .............................................................................................................................. 7
Quick Start of the Debugger ............................................................................................. 8
Troubleshooting ................................................................................................................ 10
Communication between Debugger and Processor can not be established 10
FAQ ..................................................................................................................................... 10
Meta specific Implementations ........................................................................................ 11
Meta Configuration 11
Access Classes 12
Breakpoints 13
Software Breakpoints 13
On-chip Breakpoints 13
On-chip Watchpoints 13
SYStem.CONFIG Configure debugger according to target topology 15
<parameters> describing the “DebugPort” 16
<parameters> describing the “JTAG” scan chain and signal behavior 18
SYStem.CONFIG.state Display target configuration 21
SYStem.CPU Select the used CPU 21
SYStem.JtagClock Define JTAG frequency 21
SYStem.LOCK Lock and tristate the debug port 22
SYStem.MemAccess Run-time memory access (non-intrusive) 23
SYStem.Mode Establish communication with target 24
SYStem.Option.IMASKASM Disable interrupts while single stepping 24
SYStem.Option.IMASKHLL Disable interrupts while HLL single stepping 26
SYStem.Option.MINIM Map execution- to storage address range 26