NXP Semiconductors LPC18xx series Bedienungsanleitung

UM10430

LPC18xx ARM Cortex-M3 microcontroller

Rev. 3.0 — 26 July 2017 User manual

Document information

Info Content

Keywords LPC18xx, LPC1850, LPC1830, LPC1820, LPC1810, LPC185x, LPC183x,

LPC182x, LPC181x, LPC18Sxx, LPC18S50, LPC18S30, LPC18S20,

LPC18S10, LPC18S5x, LPC18S3x, LPC18S2x, LPC18S1x, ARM Cortex-M3,

SPIFI, SCT, USB, Ethernet, LPC1800, LPC1800 User manual

Abstract LPC18xx user manual

User manual Rev. 3.0 — 26 July 2017 2 of 1284

NXP Semiconductors UM10430

LPC18xx User manual

Revision history

Rev Date Description

3.0 20170726 LPC18xx user manual

Modifications: •Updated Section 12.2.1.1 “Changing the BASE_M3_CLK after power-up, reset, or deep power-down

mode”. Added list item 4.

•Updated Section 12.2.1.2 “Changing the BASE_M3_CLK after waking up from deep-sleep or

power-down modes”. Added list item 3.

•Updated Table 114 “PLL0USB control register (PLL0USB_CTRL, address 0x4005 0020) bit

description”. Added table note to AUTOBLOCK, bit 11.

•Updated Table 118 “PLL0AUDIO control register (PLL0AUDIO_CTRL, address 0x4005 0030) bit

description”. Added table note to AUTOBLOCK, bit 11.

•Updated Table 123 “PLL1_CTRL register (PLL1_CTRL, address 0x4005 0044) bit description”.

Added table note to AUTOBLOCK, bit 11.

2.9 20170118 LPC18xx user manual

Modifications: •Fixed formatting issues.

•Updated Table 19 “QSPI devices supported by the boot code and the SPIFI API”:

•Deleted Table: QSPI devices not supported by the boot code.

2.8 20151210 LPC18xx user manual

Modifications: •Fixed formatting issues.

•Added CREG1 register. See Table 90 “CREG1 register (CREG1, address 0x4004 3008) bit

description”.

•Updated text in Section 12.2.1 “Configuring the BASE_M3_CLK for high operating frequencies”: To

ramp up the clock frequency to an operating frequency above 110 MHz configure the core clock

BASE_M4_CLK as described in Section 12.2.1.1.

•Updated description for USB0 (Event 9) and USB1(Event 10) peripheral in Table 75 “Event router

inputs”; USB0: Wake-up request signal. Not active in power-down and deep power-down mode. Use

for wake-up from sleep and deep-sleep mode; USB1: USB1 AHB_NEED_CLK signal. Not active in

power-down and deep power-down mode. Use for wake up from sleep and deep-sleep mode.

•Updated Table 170 “LPC1850/30/20/10 Pin description (flashless parts)”: Fixed PD_3 to be "SCT

Output 6"; was SCT Output 7.

User manual Rev. 3.0 — 26 July 2017 3 of 1284

NXP Semiconductors UM10430

LPC18xx User manual

2.7 20151104 LPC18xx user manual

Modifications: •Added S parts to Table 1 “Ordering information”, Table 2 “Ordering options (flashless parts)”, Table 3

“Ordering information (parts with on-chip flash)”, and Table 4 “Ordering options (parts with on-chip

flash)”.

•Added 16 kB EEPROM in Section 1.2 “Features”.

•Added the line to the remark in Section 10.4.10 “USB0 frame length adjust register” and

Section 10.4.11 “USB1 frame length adjust register”: This register should be read before the

initialization of USB0 and USB1.

•Fixed typographical error in Section 6.2 “Features”: Cipher-Block chaining.

•Added the paragraph: The Motor control PWM is not available on LPC1810FET100,

LPC1820FET100, and LPC1830FET100 parts to Section 31.1 “How to read this chapter”.

•Added 0x10 to all the offsets for exception numbers 53 and above ending with 0x110 for the QEI

vector. See Table 72 “Connection of interrupt sources to the NVIC”.

•Added device and hex coding information for S parts to Table 40 “LPC18xx part identification

numbers”.

•Fixed CBC to read Cipher Block Chaining instead of Cipher Book Chaining in Section 8.2 “Features”.

•Updated Section 28.6 “Register description”text. Was REGMODEn = 1: Registers operate as match

and reload registers. REGMODEn = 0: Registers operate as capture and capture control registers. 0

and 1 reversed to read, REGMODEn = 0: Registers operate as match and reload registers.

REGMODEn = 1: Registers operate as capture and capture control registers.

•Updated Section 29.3 “Register description” text. Was REGMODEn = 1: Registers operate as match

and reload registers. REGMODEn = 0: Registers operate as capture and capture control registers. 0

and 1 reversed to read, REGMODEn = 0: Registers operate as match and reload registers.

REGMODEn = 1: Registers operate as capture and capture control registers.

•Fixed references to LPC18xx in List item 5 on page 97 and Section 7.3.4 “CMAC”: For LPC18xx the

chosen CMAC parameters are: encryption key K = User Key (AES key1, same as used for

decryption) and tag length l = 64.

•Updated Table 18 “Boot image header description”: Reserved bits: 15:8 instead of 15:14.

•Updated Table 69 “Boot image header description”: AES_CONTROL bits: 15:8. added a remark

before the table.

•In Table 103 “Power-down modes register (PD0_SLEEP0_MODE - address 0x4004 201C) bit

description” “Power-down modes register (PD0_SLEEP0_MODE - address 0x4004 201C) bit

description”, the value of Deep power down mode is changed to 0x0033 FF7F.

•In Table 14 “OTP function allocation”, updated otp_ProgUSBID: otp_ProgUSBID will program prod_id

and vend_id in word 1 of bank 3: 3; word 1.

•Re-named Part ID register to CHIP ID register: Table 88 “Register overview: Configuration registers

(base address 0x4004 3000)” and Table 97 “Chip ID register (CHIPID, address 0x4004 3200) bit

description”. Added CHIP ID for Flash devices Rev A: CHIP ID is 0x7906 002B to Table 97.

•Added SBUSCFG register. See Table 384 “System bus interface configuration register (SBUSCFG -

address 0x4000 6090) bit description”. Added a remark in Section 23.6.10 “Burst Size register

(BURSTSIZE)”.

•Updated Figure 21 “IAP parameter passing”.

•Changed the IAP command array size to 5: See Section 5.8 “IAP commands”.

Define data structure or pointers to pass the IAP command table and result table to the IAP function:

unsigned long command[5]; unsigned long result[5];

Revision history …continued

Rev Date Description

User manual Rev. 3.0 — 26 July 2017 4 of 1284

NXP Semiconductors UM10430

LPC18xx User manual

Modifications: •Updated Table 48 “IAP Copy RAM to Flash command”.

•Added a bullet to Section 5.2 “Basic configuration”. If the application uses the IAP interface, it must

reserve the SRAM space used by IAP as outlined in Section 5.4.5.8 “RAM used by IAP command

handler”.

•Updated Section 5.4.5.8 “RAM used by IAP command handler”. Added text: 16 B of RAM from

0x10089FF0 to 0x10089FFF. Applications making use of IAP calls must reserve this RAM block.

•Updated Section 5.4.5.7 “RAM used by ISP”; removed command handler from the title and updated

text.

•Updated Figure 27 “Boot flow for encrypted images (flashless parts)”.

•Updated Figure 32 “AES endianness”.

2.6 20150210 LPC18xx user manual

Modifications: •Table 700 “SCT configuration example” corrected.

•Number of EMC_CS and EMC_DYCS pins corrected for the LQFP208 pin package in Table 343

“EMC pinout for different packages”.

•Section 38.7.5.1 “USART clock in synchronous mode” added.

•Bit 12 changed to 1 for EMC address mapping 256 Mb, 512 Mb, 1 Gb. See Table 367 “Address

mapping”.

•Bit description of bits TSEG1 and TSEG2 corrected in Table 976 “CAN bit timing register (BT,

address 0x400E 200C (C_CAN0) and 0x400A 400C (C_CAN1)) bit description” and Figure 172 “Bit

timing” updated for clarification.

•Parts MX1635E, W25Q16DV, W25Q32FV added to Table 19 “QSPI devices supported by the boot

code and the SPIFI API”.

•Use of IAP calls clarified: IAP commands are not supported for flash-less parts. See Section 5.8 “IAP

commands”.

•For flashless parts only: Unique part ID is stored in OTP bank 0, word 2 and readable at memory

location 0x4004 5008. See Section 3.1 and Table 9 “OTP memory description (OTP base address

0x4004 5000)”.

•For secure parts only: Chapter 7 “LPC18xx Boot ROM for secure parts” added.

•For secure parts only: AES DMA request lines added. See Table 92, Table 252, and Table 272.

•Boot ROM chapter split into two chapters for secure and non-secure parts. See Chapter 4 “LPC18xx

Boot ROM” and Chapter 7 “LPC18xx Boot ROM for secure parts”.

•Description of USB0_DM and USB1_DM pins corrected: These pins do not contain an internal

pull-up. See Table 381 and Table 443.

•Section 4.1.1 “Determine the boot code version” added.

Revision history …continued

Rev Date Description

User manual Rev. 3.0 — 26 July 2017 5 of 1284

NXP Semiconductors UM10430

LPC18xx User manual

Modifications: •Signal polarity of signals EMC_CKEOUT and EMC_DQMOUT corrected in Table 346 “EMC pin

description”. Both signals are active HIGH.

•Corrected remark for bits MODE3, RFCLK, and FBCLK in Table 335 “SPIFI control register (CTRL,

address 0x4000 3000) bit description”: MODE3, RFCLK, and FBCLK should not all be 1, because in

this case there is no final falling edge on SCK on which to sample the last data bit of the frame.

•Bit 4 changed from Reserved to SEE (System Error Enable) in register USBINTR_D and

USBINTR_H . See Table 395 and Table 396.

•Bit 4 changed from Reserved to SEI in register USBSTS_D and USBSTS_H. See Table 393 and

Table 394.

•Bit 4 changed from Reserved to SEE (System Error Enable) register USBINTR_D and USBINTR_H.

See Table 456 and Table 457.

•Bit 4 changed from Reserved to SEI register USBSTS_D and USBSTS_H. See Table 454 and

Table 455.

•Added Section 23.11, System error.

•Removed BUS_RST from Table 153.

•Added a remark on how to read the FLADJ register in Section 10.4.10 and Section 10.4.11.

•Added text: The USART3 boot mode is not supported for LPC18Sxx parts. See Section 4.1, Table 15,

Table 16, and Section 7.1

Revision history …continued

Rev Date Description

User manual Rev. 3.0 — 26 July 2017 6 of 1284

NXP Semiconductors UM10430

LPC18xx User manual

2.5 20140127 LPC18xx user manual

Modifications: •C_CAN CLKDIV register description corrected and clock divider values updated. See Table 1011.

•Priorities of the EMC SDRAM ports added. See Section 21.4.

•Table 14 “OTP function allocation” updated.

•Condition for the CAN PCLK added: PCLK < 50 MHz. See Section 42.2.

•VBUS connection requirement for self-powered USB0 added to Section 22.5.1 “Requirements for

connecting the USB0_VBUS/USB1_VBUS signal”.

•Section 35.7.1 “Register read procedure” updated for reading the RTC registers after wake-up.

•RTC_ALARM pin description corrected (Table 802 “RTC pin description”). This pin is not a 1.8 V pin.

•Read-only status bits for EMC clock divider register configuration register added. See Table 146

“CCU1 branch clock configuration register (CLK_M3_EMCDIV_CFG, addresses 0x4005 1478) bit

description”.

•Description of the WAKEUP bits expanded in the CCU branch clock configuration and status

registers. See Section 12.5.3 “CCU1/2 branch clock configuration registers” and Section 12.5.4

“CCU1/2 branch clock status registers”.

•Bit RUN_N added to CCU branch clock status registers. See Section 12.5.4 “CCU1/2 branch clock

status registers”.

•ARM Cortex-M3 core version added. See Section 1.2 “Features”.

•Statement added: Only write to the RTC registers when the 32 kHz oscillator is running. See

Section 35.2. Same for Alarm timer. See Section 33.2.

•MII availability clarified: Ethernet MII not available on LQFP144 and TFBGA100 parts. See

Section 25.1 “How to read this chapter”.

•Timer input and output connections clarified in Section 29.2 and Figure 35 “Connections between

GIMA and peripherals”.

•Section 42.7.5.1.1 “Calculating the C_CAN bit rate” added.

2.4 20131017 LPC18xx user manual

Modifications: •AES ROM driver function table offsets corrected. See Table 68 “Security API calls”.

•Part MX25L8006EM2L-12G, MX25L8035E, MX25L1633E, MX25L3235E, MX25L6435E,

MX25L12835F, MX25L25635Fadded to list of parts that can boot from SPIFI. See Table 19.

•Figure 11 “Boot process for parts without flash” updated.

•Reset values of EEPROM registers RWSTATE and WSTATE corrected. See Table 1032.

2.3 20130926 LPC18xx user manual

Modifications: •BASE_APLL_CLK renamed to BASE_AUDIO_CLK in Chapter 9 “LPC18xx Configuration Registers

(CREG)”, Chapter 11 “LPC18xx Clock Generation Unit (CGU)”, Chapter 12 “LPC18xx Clock Control

Unit (CCU)”, and Chapter 40 “LPC18xx I2S interface”.

•AES speed corrected. See Section 6.2.

•Bit description of register CREG5 corrected. Bits 10:0 changed to reserved. Use bits 11 for disabling

JTAG. See Section 9.4.3 “CREG5 control register”.

•Part IDs updated for all LPC1850/30/20/10 parts. See Table 39 and LPC1850/30/20/10 errata.

•Description of the RESET pin updated in Table 166 and Table 167.

Revision history …continued

Rev Date Description

User manual Rev. 3.0 — 26 July 2017 7 of 1284

NXP Semiconductors UM10430

LPC18xx User manual

Modifications: •Description of the SDIS bit updated in for USB0 stream mode in Table 410/Table 411 and for USB1

stream mode in Table 471/Table 472.

•Updated description of access types to the USB descriptors. See Table 421 “Endpoint capabilities

and characteristics” and Table 425 “dTD token”.

•Use of EMC_CLK pins clarified for SDRAM devices. See Section 21.2.

•Pin description of pins SD_VOLT[2:0] updated in Table 274.

•Add bits 20 (BOD reset) and 21 (reset after wake-up from deep power-down) to the event router

registers. See Table 72, Table 75 to Table 83, and Section 13.5.1 “Determine the cause of a core

reset”.

•Table 183 “SD/MMC delay register (SDDELAY, address 0x4008 6D80) bit description” added.

•USB driver code listing corrected. See Section 24.5 “USB API”.

•Register RESET_EXT_STAT4 removed. See Table 152.

•SDRAM address mappings added in Table 364.

•Device MX25L6435EM2I-10G added to Table 18 “QSPI devices supported by the boot code and the

SPIFI API”.

•Table 4 “Ordering options (parts with on-chip flash)” corrected. ULPI not available on 144-pin and

100-pin packages.

•Editorial updates to Section 4.3.5 “Boot image creation” and Figure 13 “Image encryption flow”

added.

•Editorial edits to Chapter 6 “LPC18xx Security API”. Section “CMAC using AES hardware

acceleration” removed.

•Section 11.2.1 “Configuring the BASE_M3_CLK for high operating frequencies” corrected to ensure

safe operation of the clock ramping procedure.

•Figures and tables in Section 40.7.2 “I2S operating modes” corrected.

•Table 39 “LPC18xx part identification numbers” description of word1 corrected.

•Part LPC1850FBD208 removed.

•OTP memory size available for general-purpose use corrected. See Section 1.2 and Table 7.

•Details about encryption of the image header added in Section 4.3.4 “Boot image header format”.

•Figure 11 “Boot process for parts without flash” corrected. SPI(SSP) boot requires image header.

•Bit description of Table 300 “Debounce Count Register (DEBNCE, address 0x4000 4064) bit

description” updated. Host clock is the SD_CLK clock.

•Security features updates. FIPS compliancy added. See Section 6.2.

•Section 28.4.3 “SCT Example” updated.

•Figure 103 “Repetitive Interrupt Timer (RIT) block diagram” corrected.

•ISP mode added to Figure 11 “Boot process for parts without flash”.

•Chapter “LPC18xx API General error codes” added.

2.2 20130125 LPC18xx user manual.

Modifications: •GPIO group interrupt wake-up from power-down modes corrected in Section 16.3.2. Only wake-up

from sleep mode supported.

•Section 4.3.5.4.1 “Supported QSPI devices” moved to Chapter 4 “LPC18xx Boot ROM”.

•SPIFI register map and register descriptions added in Chapter 19 “LPC18xx SPI Flash Interface

(SPIFI)”.

•Bit description of Table 924 “CAN error counter (EC, address 0x400E 2008 (C_CAN0) and 0x400A

4008 (C_CAN1)) bit description” corrected.

•Bit clock calculation and bit description corrected in Section 41.6.1.4 “CAN bit timing register”.

Revision history …continued

Rev Date Description

User manual Rev. 3.0 — 26 July 2017 8 of 1284

NXP Semiconductors UM10430

LPC18xx User manual

2.1 20121203 LPC18xx user manual.

•Description of ADC pins on digital/analog input pins changed. Each input to the ADC is connected to

ADC0 and ADC1. See Table 117, Table 118, Table 959, and Section 14.1.

•Description of extra status bits added to Table 498 “DMA Status register (DMA_STAT, address

0x4001 1014) bit description”.

•Use of lower SPIFI memory clarified. See Table 280 “SPIFI flash memory map”.

•Description of DAC DMA_ENA bit clarified in Table 973 “D/A Control register (CTRL - address

0x400E 1004) bit description”.

•Pseudo-code for PLL registers updated by code snippets from LPC18xx sample code in Chapter 10.

•Reset delay clock cycles explained in Section 12.4.1 “RGU reset control register”.

•Section 19.6 “Supported QSPI devices” updated.

•Part S25FL129P0XNFI01 added to the list of devices supported by the SPIFI boot ROM driver.

2 20121012 LPC18xx user manual.

Modifications: •Statement about the connection between sampling pin P2_7 and the watchdog timer overflow bit is

incorrect and was removed in Section 44.4.1 “Sampling of pin P2_7” and Figure 164.

•IRC accuracy corrected for flash-based parts in Section 1.2.

•Description of the I2C mask registers clarified in Section 40.7.10.

•Description of the I2C slave address updated in Section 40.7.8.

•Flash-based parts LPC183x, LPC182x, LPC181x added.

•SCT alias register locations corrected in Table 578.

•SCT with dither engine added for flash-based parts. See Chapter 27 “LPC18xx State Configurable

Timer (SCT) with dither engine”.

•UART1 TER register location and bit description corrected. See Section 37.6.17.

•Section 24.6.2 “MAC Frame filter register” updated to include hash filter option.

•Section 24.7.1 “Hash filter” with examples added.

•Polarity of the DMACSYNC bit in the GPDMA SYNC register corrected (see Table 215).

•OTP API function table corrected. Location 0x1C is reserved. See Table 11.

•SPIFI data rate and maximum clock corrected to SPIFI_CLK = 104 MHz and 52 MB/s.

•The following changes were made on the TFBGA180 pinout in Table 117:

–P1_13 moved from ball D6 to L8.

–P7_5 moved from ball C7 to A7.

–PF_4 moved from ball L8 to D6.

–RESET moved from ball B7 to C7.

–RTCX2 moved from ball A7 to B7.

–Ball G10 changed from VSS to VDDIO.

•EMC Configuration register, bit 8 changed to reserved. See “EMC Configuration register (CONFIG -

address 0x4000 5008) bit description”.

Revision history …continued

Rev Date Description

User manual Rev. 3.0 — 26 July 2017 9 of 1284

NXP Semiconductors UM10430

LPC18xx User manual

Modifications: •DMA mux control register bit descriptions corrected. See Table 39.

•ETM time stamping feature not implemented. See Chapter 46 “LPC18xx JTAG, Serial Wire Debug

(SWD), and trace functions”.

•Bit 0 in the RGU RESET_STATUS0 (Table 105) register changed to reserved. Section 12.5.1

“Determine the cause of a core reset” added.

•Micron part N25Q256 removed from the list of devices supported by the SPIFI boot ROM driver. See

Table 282 “Supported QSPI devices”.

•Section 20.6.5 “Dynamic Memory Refresh Timer register” register description updated.

•Description of the Motor control PWM INVDC bit updated in Table 664 “MCPWM Control read

address (CON - 0x400A 0000) bit description”.

•Description of the Alarm timer PRESETVAL bit updated in Table 729 “Preset value register (PRESET

- 0x4004 0004) bit description”.

1.6 20120903 LPC18xx user manual.

Modifications: •CLKMODE3 feature removed from SCT. Bit value CLKMODE = 0x3 changed to reserved in

Table 577 “SCT configuration register (CONFIG - address 0x4000 0000) bit description”.

•SSP0 boot pin functions corrected in Table 12 and Table 13. Pin P3_3 = SSP0_SCK, pin P3_6 =

SSP0_SSEL, pin P3_7 = SSP0_MISO, pin P3_8 = SSP0_MOSI.

•Details for GIMA clock synchronization added in Section 15.3.2.

•RESET_EXT_STATUS0 register removed in Chapter 12.

•Reset value of BASE_SAFE_CLK register changed to R (read-only) in Table 74.

•Reset delay values corrected in Figure 30 “RGU Reset structure”.

•POR reset value of the event router STATUS register corrected. See Table 24 and Table 30.

•USB boot mode updated: 12 MHz external crystal required. See Section 4.3.5.5.

•Reset priorities for POR and CORE_RST updated in Chapter 12 “LPC18xx Reset Generation Unit

(RGU)”.

•Reset values updated in Table 102 “Register overview: RGU (base address: 0x4005 3000)”.

•IAP invoke call entry pointer clarified in Section 43.8 “IAP commands”.

•EMC memory data and control lines clarified for the LQFP208 package in Table 283.

•Figure 10 updated to include boot process for AES capable parts.

•Editorial updates.

1.5 20120710 LPC18xx user manual.

Modifications: •Description of USB CDC device class updated in Table 449 “USBD_CDC_API class structure” and

Table 450 “USBD_CDC_INIT_PARAM class structure”.

•AES only available for LPC18Sxx parts.

•Table 14 “Boot image header use” added.

•Section 21.11 “USB power optimization” updated.

•Section 22.7.1 “Susp_CTRL module for USB1” added for USB1.

•Bank, Row, Column SDRAM addressing added in Table 307.

Revision history …continued

Rev Date Description

User manual Rev. 3.0 — 26 July 2017 10 of 1284

NXP Semiconductors UM10430

LPC18xx User manual

1.4 20120607 LPC18xx user manual.

Modifications: •Description of CCU auto mode updated (see Section 11.5.3).

•Parameter tbupdated in Table 16.

•Examples updated for ISP “Copy RAM to flash” and ISP “Go” commands in Table 948 and Table 952.

•Syncflash removed from Chapter 20.

•Parts LPC1837/33 added.

•Maximum power consumption in the USB Suspended state corrected according to USB 2.0 ECN

specification (Section 21.11.1).

•Programming procedure for the SDRAM mode register added in Section 20.7.5.

•Clock ramp-up procedures for core clock added in Section 10.2.1.

•Parameters for ISP/IAP command “Copy RAM to flash” updated (Table 951 and Table 964).

•Flash accelerator register waitstate values added (see Table 40 and Table 41).

•Description of ISP/IAP read part id command updated (see Table 955 and Table 967).

•Description of the event router outputs updated (see Section 7.3).

•LQFP100 package removed.

•Part IDs corrected in Table 956; also see Errata note ES_LPC18X0_A.

1.3 20120502 LPC18xx user manual.

Modifications: •Part IDs corrected in Table 955.

•OTP memory bank 0 changed to reserved.

•Support for AES encryption added (see Table 16; parts LPC18Sxx only).

•Hardware IP checksum feature removed from ethernet block.

•USB frame length adjust register added (see Table 44 and Table 45); for parts with on-chip flash

only).

•Flash accelerator control registers added (see Table 39 and Table 40).

•Support for SAMPLE pin added to the CREG0 register (Table 35).

•Read option removed from EEPROM CMD register (Table 985).

•Add definition of page size in Section 43.5.

•Corrected SRAM address for ISP use in Section 43.4.5.7.

•Update description of bit 0 in the USBSTS_D and bit 5:0 in ENDPTCOMPLETE registers of USB0/1.

•Update procedure Section 21.10.8.1.2 “Setup packet handling using the trip wire mechanism”.

•TFBGA package pinout added in Chapter 13.

•Timer/SCT cross-connections updated for CTOUT_1, CTOUT_4, CTOUT_5, CTOUT_9, CTOUT_10,

CTOUT_12, and CTOUT_13 in Chapter 13, Table 574, and Section 27.5.

•Polarity of bit OUTSEL in the SCT EVCTRL register swapped (see Table 600).

•Description of STOP_l/H bits in the SCT CTRL register updated (see Table 577).

•Description of BOD wake-up corrected in Table 21.

Revision history …continued

Rev Date Description

Inhaltsverzeichnis

Andere NXP Semiconductors Mikrocontroller Handbücher

NXP Semiconductors

NXP Semiconductors FRDM665SPIEVB Bedienungsanleitung

NXP Semiconductors

NXP Semiconductors NTAG I2C plus Gebrauchs- und Pflegehandbuch

NXP Semiconductors

NXP Semiconductors LPC21 Series Bedienungsanleitung

NXP Semiconductors

NXP Semiconductors Freescale MC9S12XE Series Bedienungsanleitung

NXP Semiconductors

NXP Semiconductors UM108 Series Bedienungsanleitung

NXP Semiconductors

NXP Semiconductors LPC1768 Bedienungsanleitung

NXP Semiconductors

NXP Semiconductors Freescale Flexis MCF51MM256 Bedienungsanleitung

NXP Semiconductors

NXP Semiconductors TWR-K60N512-IAR Bedienungsanleitung

NXP Semiconductors

NXP Semiconductors TWR-KL25Z Bedienungsanleitung

NXP Semiconductors

NXP Semiconductors LEC-IMX8MM Bedienungsanleitung

NXP Semiconductors

NXP Semiconductors UM11579 Bedienungsanleitung

NXP Semiconductors

NXP Semiconductors i.MX 8M Bedienungsanleitung

NXP Semiconductors

NXP Semiconductors SLN-VIZNAS-IOT Bedienungsanleitung

NXP Semiconductors

NXP Semiconductors A1006 Bedienungsanleitung

NXP Semiconductors

NXP Semiconductors AN11268 Fehlerbehebungshandbuch

NXP Semiconductors

NXP Semiconductors MPC57xx Montage- und Bedienungsanleitung

NXP Semiconductors

NXP Semiconductors HCS12 Bedienungsanleitung

NXP Semiconductors

NXP Semiconductors K32W Bedienungsanleitung

NXP Semiconductors

NXP Semiconductors S12ZVMAEVB Bedienungsanleitung

NXP Semiconductors

NXP Semiconductors Freescale K22 Bedienungsanleitung

NXP Semiconductors

NXP Semiconductors LPC1102 Bedienungsanleitung

NXP Semiconductors

NXP Semiconductors AN10815 Montage- und Bedienungsanleitung

NXP Semiconductors

NXP Semiconductors SLN-VIZNLC-IOT-UG Bedienungsanleitung

NXP Semiconductors

NXP Semiconductors FRDM-KW24D512 Bedienungsanleitung

Beliebte Mikrocontroller Handbücher anderer Marken

Novatek

Novatek NT6861 Bedienungsanleitung

Espressif Systems

Espressif Systems ESP8266 SDK Einrichtungshandbuch

Nuvoton

Nuvoton ISD61S00 ChipCorder Leitfaden

STMicrolectronics

STMicrolectronics ST7 Assembler Linker Bedienungsanleitung

Texas Instruments

Texas Instruments Chipcon CC2420DK Bedienungsanleitung

Lantronix

Lantronix Intrinsyc Open-Q 865XR SOM Bedienungsanleitung

NEC

NEC 78GK0S/K 1+ Series Montage- und Bedienungsanleitung

Mikroe

Mikroe SEMITECH N-PLC Click Montage- und Bedienungsanleitung

Intel

Intel Agilex Bedienungsanleitung

Cypress

Cypress CY4607 HX2VL Bedienungsanleitung

DIGITAL-LOGIC

DIGITAL-LOGIC MICROSPACE Bedienungsanleitung

Texas Instruments

Texas Instruments TMS320F2837 D Series Bedienungsanleitung

CYPRES

CYPRES CY14NVSRAMKIT-001 Bedienungsanleitung

Espressif Systems

Espressif Systems ESP8266EX Betriebsanleitung

Abov

Abov AC33M8128L Bedienungsanleitung

Laird

Laird BL654PA Bedienungsanleitung

Silicon Laboratories

Silicon Laboratories C8051F800 Bedienungsanleitung

Energy micro

Energy micro EFM32 Giant Gecko Starter Kit Bedienungsanleitung