Linear Technology LTC2107 Kurzanleitung zur Einrichtung

dc2183af

DEMO MANUAL DC2183A

Description

LTC2107

16-BIT, 210 Msps ADCs

Demonstration circuit 2183A supports the

LT C

2107,

high speed and high dynamic range ADC. It was specially

designed for applications that require a single-ended AC-

coupled input. DC2183 supports the LTC2107 using the

DDR LVDS output mode.

The LTC2107 characteristics are listed in Table 1. De-

pending on the version, the circuitry on the analog inputs

is optimized for analog input frequencies from 5MHz to

70MHz or 70MHz to 180MHz.

L, LT , LT C , LT M , Linear Technology and the Linear logo are registered trademarks of Linear

Technology Corporation. All other trademarks are the property of their respective owners.

performance summary

Refer to the LTC2107 data sheet for proper input networks

for different input frequencies.

Design files for this circuit board are available at

http://www.linear.com/demo/DC2183A

Specifications are at TA= 25°C

PARAMETER CONDITIONS MIN TYP MAX UNITS

Supply Voltage – DC2183 This supply must provide up to 800mA. 3.3 5.0 V

Analog Input Range Depending on PGA setting 1.6 2.4 VP-P

Logic Input Voltages Minimum Logic High

Maximum Logic Low

1.2

0.6

Logic Output Voltages (Differential) Nominal Logic Levels

(100Ω load, 3.5mA Mode, 1.25V common mode)

Minimum Logic Levels

(100Ω load, 3.5mA Mode, 1.25V common mode)

0.350

0.247

Sampling Frequency (Encode Clock Frequency) 10 210 MHz

Convert Clock Level (Single Ended) Logic Levels (ENC–tied to GND) 0 2.5 V

Convert Clock Level (Differential) Minimum Logic Levels

(ENC–not tied to GND, 1.2V common mode)

0.2 V

Table 1: DC2183 Variants

DC2183 VARIANTS ADC PART NUMBER RESOLUTION MAXIMUM SAMPLE RATE INPUT FREQUENCY

2183A-A LTC2107 16-BIT 210 Msps 5MHz to 70MHz

2183A-B LTC2107 16-BIT 210 Msps 70MHz to 180MHz

Downloaded from Arrow.com.

dc2183af

DEMO MANUAL DC2183A

Quick start proceDure

DC2183 is easy to set up to evaluate the performance

of the LTC2107 A/D converter. Refer to Figure 1 for

proper measurement equipment set-up and follow the

procedure below:

Setup

The DC1371 Data Acquisition and Collection System was

supplied with the DC2183 board. Follow the DC1371 Quick

Start Guide to install the required software and for con-

necting the DC1371 to the DC2183 and to a PC.

Figure 1. DC2183 Proper Measurement Equipment Setup

(zoom in for detail)

SINGLE-ENDED

ANALOG INPUT.

ABSORPTIVE FILTER IS REQUIRED

FOR DATA SHEET PERFORMANCE

SINGLE-ENDED ENCODE CLOCK.

USE A LOW-JITTER SIGNAL GENERATOR WITH PROPER FILTERING

JUMPERS SHOWN IN THEIR DEFAULT POSITIONS

THE DC2183 CONNECTS TO THE DC1371 VIA AN FMC CONNECTOR

3.3V

TO 5V

Downloaded from Arrow.com.Downloaded from Arrow.com.

dc2183af

DEMO MANUAL DC2183A

Quick start proceDure

HARDWARE SETUP

SMAs:

J2: Analog Input. Apply a signal to J2 from a 50Ω driver.

Absorptive filters are required for data sheet performance.

J3: Encode Clock Input. Apply a clock signal to this SMA

connector from a 50Ω driver. A filter is required for data

sheet performance.

J4: Encode Clock Input For Differential Signals. By default

the DC2183 is defined to accept a single-ended clock sig-

nal. It can be modified to accept a differential clock signal

throughJ3andJ4.Somecomponentchangesarerequired,

see the Encode Clock section for more information.

MMCX Connectors:

J1: Optional Analog Input. As a default, this connector

is not populated. Standard MMCX connectors should be

used. To connect this connector to the input of the ADC,

populate R22 and remove J2 completely. By using this

connector, the DC2183 becomes fully compliant with the

FMC specification.

Turrets:

VIN: Positive Input Voltage for the ADC and Digital Buffers.

This voltage feeds a regulator that supplies the proper

voltages for the ADC and buffers. The voltage range for

this turret is 3.3V to 5V.

EXTREF: OptionalReferenceVoltage. This pin is connected

directly to the SENSE pin of the ADC. Connect EXT REF to

a1.25Vexternal reference and the external reference mode

is automatically selected. The external reference must be

1.25V ±25mV for proper operation. If no external voltage

is supplied, this pin will be pulled up to 2.5V through a

weak pull-up resistor.

GND: Ground Connection. This demo board only has a

single ground plane. This turret should be tied to the GND

terminal of the power supply being used.

Jumpers:

The DC2183 demonstration circuit should have the fol-

lowing jumper settings as default positions (per Figure1)

which configure the ADC in serial programming mode.

In the default configuration JP1-JP2 should be left in the

default locations. This will pull PAR/SER low, and the

required pins high through weak pull-up resistors so the

SPI commands can be sent from the PC. If JP1 is set to

PAR then jumpers JP1-JP2 can be configured manually.

JP1: PAR/SER: Selects Parallel or serial programming

mode (Default: Serial)

CMOS/LVDS: In Serial Programming Mode (SER), this

pin should be in the LVDS position to allow for serial data

transfer. (Default: LVDS or up) In the Parallel Program-

ming Mode (PAR), this pin controls the Digital Output

Mode. When this pin is in the CMOS position, the Full-Rate

CMOS Output Mode is enabled. When this pin is in the

LVDS position, the Double Data Rate LVDS Output Mode

(with 3.5mA output current) is enabled. Note: When using

the DC1371, parallel mode DDR LVDS must be selected.

JP2: PGA: In Serial Programming Mode (SER), this pin is

pulled high through a weak pull-up resistor to allow serial

data transfer. In the Parallel Programming Mode (PAR),

this pin controls the Programmable Gain Amplifier front-

end, PGA. In the 1x jumper position a front-end gain of

1x is selected, input range of 2.4VP-P. In the 3/2 jumper

position a front-end gain of 1.5x is selected, input range

of 1.6VP-P. (Default: 3/2 or up)

RAND: In Serial Programming Mode (SER), this pin

is pulled high through a weak pull-up resistor to allow

serial data transfer. In the Parallel Programming Mode

(PAR), this pin becomes the Digital Output Randomization

Control Bit. When this pin is in the OFF position, digital

output randomization is disabled. When this pin is in the

ON position, digital output randomization is enabled. To

decode the randomized data, exclusive-OR each bit with

the least significant bit. This is done for you in PScope

when the randomizer option is toggled.(Default: ON or up).

Downloaded from Arrow.com.Downloaded from Arrow.com.Downloaded from Arrow.com.

dc2183af

DEMO MANUAL DC2183A

JP3: SHUTDOWN: In the RUN position this pin results in

normal operation of the ADC. In the SHDN position the

ADC is powered down and the digital outputs are set in

high impedance state. (Default: RUN or down)

JP4: EEPROM: EEPROM Write Protect. For factory use

only. Should be left in the enable (PROG) position.

JP5: Overflow Test Point: This is a test point for the dif-

ferential overflow signal. This jumper can be installed to

provide a convenient way to probe the overflow signal.

(Default: removed)

JP6: Clock Term: This jumper provides termination volt-

ages for various signaling standards. LVPECL, CML, and

LVDS termination voltages can be selected. The selected

voltage is then used to terminate the clock input through

50Ω resistors. By removing the jumper completely an ex-

ternal voltage can be applied directly to pin 5 of JP6 so an

arbitrary signaling scheme can be used. (Default: LVPECL)

APPLYING POWER AND SIGNALS TO THE DC2183

DEMONSTRATION CIRCUIT

If a DC1371 is used to acquire data from the DC2183,

the DC1371 must FIRST be connected to a powered USB

port and provided an external 5 Volts BEFORE applying

+3.3V to +5.0V across the pins marked VIN and GND on

the DC2183. DC2183 requires at least 3.3V for proper

operation. Regulators on the board produce the voltages

required for the ADC. The DC2183 demonstration circuit

requires up to 800mA. The DC2183 should not be removed

or connected to the DC1371 while power is applied.

ANALOG INPUT NETWORK

Apply the analog input signal of interest to the SMA con-

nector on the DC2183 demonstration circuit board marked

J2. In the default setup, the DC2183 has an SMA input that

is meant to be driven with a 50Ω source. The DC2183 is

populated with an input diplexer filter to provide a 50Ω

characteristic impedance over all frequencies. This can

be modified to produce different frequency responses

as needed.

In almost all cases, off-board absorptive filters will be

required on the analog input of the DC2183 to produce

data sheet SNR.

The off-board filter should be located close to the input

of the demo board to avoid reflections from impedance

discontinuitiesatthedrivenend of a long transmission line.

Most filters do not present 50Ω outside the passband. In

some cases, 3dB to 10dB pads may be required to make

the filter look more absorptive to obtain low distortion.

ENCODE CLOCK

Applyanencodeclocktothe SMA connector on the DC2183

demonstration circuit board marked J3. As a default the

DC2183 is populated to have a single ended clock input.

For the best noise performance, the encode input must

be driven with a very low jitter signal generator source.

The amplitude should be as large as possible up to 2VP–P

or 10dBm.

The DC2183 demo board is designed to accept single

ended signals as a default. To modify the DC2183 to ac-

cept a differential signal, remove C31 and populate R18

with a0Ω resistor. Changing the position of JP6 to CML,

LVDS, or LVPECL selects the proper termination for your

input signal. These SMAs are positioned 0.5” apart to

accommodate LT C differential clock boards.

Quick start proceDure

Downloaded from Arrow.com.Downloaded from Arrow.com.Downloaded from Arrow.com.Downloaded from Arrow.com.

dc2183af

DEMO MANUAL DC2183A

SOFTWARE

The DC1371 is controlled by the PScope System Software

which can be downloaded from the Linear Technology

websiteat

http://www.linear.com/software/

. If a DC1371

was provided, follow the DC1371 Quick Start Guide and

the instructions below.

To start the data collection software, if PScope.exe is in-

stalled (by default) in \Program Files\LT C \PScope\, double

click the PScope icon or bring up the run window under

the start menu and browse to the PScope directory and

select PScope.

If the DC2183 demonstration circuit is properly connected

to the DC1371, PScope should automatically detect the

DC2183, and configure itself accordingly. If necessary,

the procedure below explains how to manually configure

PScope.

Under the Configure menu, go to ADC Configuration...

Check the Config Manually box and use the following

configuration options, see Figure 2:

Manual Configuration settings:

Bits: 16

Alignment: 16

FPGA Ld: S2157

Channs: 1

Bipolar: Unchecked

Positive-Edge Clk: Unchecked

Figure 2. ADC Configuration

If everything is hooked up properly, powered and a suit-

able convert clock is present, clicking the Collect button

should result in time and frequency plots displayed in

the PScope window. Additional information and help for

PScope is available in the DC1371 quick start guide and in

the online help available within the PScope program itself.

Quick start proceDure

Downloaded from Arrow.com.Downloaded from Arrow.com.Downloaded from Arrow.com.Downloaded from Arrow.com.Downloaded from Arrow.com.

dc2183af

DEMO MANUAL DC2183A

SERIAL PROGRAMMING

PScope has the ability to program the DC2183 board

serially through the DC1371. There are several options

available for the LTC2107 that are only available through

serial programming. PScope allows all of these features

to be tested.

These options are available by first clicking on the Set

Demo Bd Options icon on the PScope toolbar (Figure 3).

Figure 3. PScope Toolbar

This will bring up the menu shown in Figure 4.

Figure 4. Demobd Configuration Options.

This menu allows any of the options available for the

LTC2107 to be programmed serially. The LTC2107 has

the following options:

Sleep Mode – Selects between normal operation and

sleep mode:

• Off (Default) – Entire ADC is powered, and active

• On – The entire ADC is powered down

Dither – Selects between internal dither being enabled

or disabled:

• Enabled (Default) – Internal dither enabled

• Disabled – Internal dither disabled

Gain (PGS) – Selects input range of the ADC:

• 1.0 (Default) – Selects the 2.4V input range

• 1.5 – Selects the 1.6V input range

Duty Cycle Stabilizer – Enables or disables duty cycle

stabilizer:

• Stabilizer off (Default) – Duty cycle stabilizer disabled

• Stabilizer on – Duty cycle stabilizer enabled

ClkOut Invert – Selects the polarity of the CLKOUT signal:

• Disabled (Default) – Normal CLKOUT polarity

• Enabled – CLKOUT polarity is inverted

ClkOutPhase–SelectsthephasedelayoftheCLKOUTsignal:

• 0 deg (Default) – No CLKOUT delay

• 45 deg – CLKOUT delayed by 45 degrees

• 90 deg – CLKOUT delayed by 90 degrees

• 135 deg – CLKOUT delayed by 135 degrees

Keep Alive Osc – Enables or disables the internal keep

alive oscillator:

• Disabled (Default) – Keep alive oscillator is disabled

• Enabled – Keep alive oscillator is enabled

Quick start proceDure

Downloaded from Arrow.com.Downloaded from Arrow.com.Downloaded from Arrow.com.Downloaded from Arrow.com.Downloaded from Arrow.com.Downloaded from Arrow.com.

dc2183af

DEMO MANUAL DC2183A

Encode Termination – Enables or disables LVDS internal

termination:

• Disabled (Default) – Disables internal termination

• Enabled – Enables internal termination

LVDS Current – Selects the LVDS output drive current:

• 1.75mA - LVDS output driver current

• 2.1mA - LVDS output driver current

• 2.5mA - LVDS output driver current

• 3.0mA - LVDS output driver current

• 3.5mA (Default) - LVDS output driver current

• 4.0mA - LVDS output driver current

• 4.5mA - LVDS output driver current

Tw o ’s Complement – Enables two’s complement mode:

• Enabled (Default) – Selects two’s complement mode

• Disabled – Selects offset binary mode

Randomizer – Enables data output randomizer:

• Disabled (Default) – Disables data output randomizer

• Enabled – Enables data output randomizer

ABP – Alternate Bit Polarity (ABP) mode:

• Disabled (Default) – Disables alternate bit polarity

• Enabled – Enables alternate bit polarity (Before enabling

ABP, be sure the part is in offset binary mode)

Output Test – Selects digital output test patterns:

• None (Default) – ADC data presented at output

• All out = 1 – All digital outputs are 1

• All out = 0 – All digital outputs are 0

• Checkerboard – OF and D15-D0 alternate between 1

0101 0101 1010 0101 and 0 1010 1010 0101 1010

on alternating samples

• Alternating – Digital outputs alternate between all 1s

and all 0s on alternating samples

Once the desired settings are selected hit OK and PScope

will automatically update the register of the device on the

DC2183 demo board.

Downloaded from Arrow.com.Downloaded from Arrow.com.Downloaded from Arrow.com.Downloaded from Arrow.com.Downloaded from Arrow.com.Downloaded from Arrow.com.Downloaded from Arrow.com.

dc2183af

DEMO MANUAL DC2183A

parts List

ITEM QTY REFERENCE PART DESCRIPTION MANUFACTURER/PART NUMBER

Required Circuit Components

1 2 C1, C12 CAP., X7R, 0.1µF, 16V 10% 0402 AVX, 0402YC104KAT2A

2 2 C2, C4 CAP., X5R, 100µF, 16V 20% 1210 TAIYO YUDEN, EMK325ABJ107MM-T

3 2 C3, C22 CAP., X5R, 1µF, 25V 10% 0603 TDK, C1608X5R1E105K080AC

4 3 C5, C6, C7, C31 CAP., X7R, 0.01µF, 16V 10% 0402 TDK, C1005X7R1C103K

5 5 C11, C14, C15, C23, C29 CAP., X5R, 0.1µF, 16V 10% 0402 AVX, 0402YD104KAT2A

6 1 C13 CAP., X5R, 2.2µF, 16V 20% 0603 AVX, 0603YD225MAT2A

7 4 C16, C19, C20, C24 CAP., X5R, 10µF, 16V 20% 1206 TDK, C3216X5R1C106M

8 1 C17 CAP., X5R, 2.2µF, 16V 20% 0402 TDK, C1005X5R1C225M050BC

9 0 C18, C30 CAP., OPT, 0402 OPTION

10 1 C21 CAP., X5R, 47µF, 16V 20% 1206 TDK, C3216X5R1C476M160AB

11 1 C25 CAP., X7R, 10µF, 16V 10% 0805 SAMSUNG, CL21B106KOQNNNE

12 2 C26, C27 CAP., COG, 2200pF, 25V 5% 0402 KEMET, C0402C222J3GACTU

13 0 C28 CAP., OPT, 0201 OPTION

14 1 E1 TEST POINT, TURRET, .061, PBF MILL-MAX, 2308-2-00-80-00-00-07-0

15 2 E2, E3 TEST POINT, TURRET, .094, PBF MILL-MAX, 2501-2-00-80-00-00-07-0

16 3 JP1, JP2, JP6 HEADER, 2X3 PIN, 0.079CC SULLINS, NRPN032PAEN-RC

17 2 JP3, JP4 HEADER, 3 PIN 0.079 SINGLE ROW SULLINS, NRPN031PAEN-RC

18 0 JP5 JUMPER, 2PINS, .079 CTR, OPTION OPTION

19 0 J1 CON.,MMCX, RIGHT ANGLE, THRU-HOLE, OPTION AMPHENOL CONNEX, 262105

20 1 J2 CON., SMA 50Ω EDGE-LAUNCH AMPHENOL CONNEX, 132372

21 2 J3, J4 CON.,SMA JACK, STRAIGHT, THRU-HOLE AMPHENOL CONNEX, 132134

22 0 L2 INDUCTOR, OPTION, 0603 OPTION

23 1 L3 FERRITE BEAD, 47ΩS@100mhz, 0603 MURATA, BLM18BB470SN1D

24 1 P1 BGA CONNECTOR, 40X10 SAMTEC, SEAM-40-02.0-S-10-2-A-K-TR

25 6 R1, R6, R7, R8, R14, R17 RES., CHIP, 1k, 1/16W, 5% 0402 VISHAY, CRCW04021K00JNED

26 1 R2, R9, R10 RES., CHIP, 0ΩS JUMPER, 1/16W, 0402 VISHAY, CRCW04020000Z0ED

27 3 R3, R4, R5 RES., CHIP, 4.99k, 1/16W, 1% 0402 VISHAY, CRCW04024K99FKED

28 2 R11, R12 RES., CHIP, 33.2ΩS, 1/16W, 1% 0402 VISHAY, CRCW040233R2FKED

29 2 R15, R16 RES., CHIP, 100ΩS, 1/16W, 5% 0402 VISHAY, CRCW0402100RJNED

30 0 R18, R20, R23 RES., CHIP, OPT, 0402 OPTION

31 1 R21 RES., CHIP, 49.9ΩS, 1/8W, 1% 0402 VISHAY, CRCW040249R9FKEDHP

32 0 R22 RES., CHIP, OPT, 0603 OPTION

33 4 R24, R29, R30, R31 RES., CHIP, 33ΩS, 1/16W, 5% 0402 VISHAY, CRCW040233R0JNED

34 0 R25 RES., CHIP, OPT, 0805 OPTION

35 2 R34, R36 RES., CHIP, 24.9ΩS, 1/16W, 1% 0402 VISHAY, CRCW040224R9FKED

36 1 R37 RES., CHIP, 200Ω, 1/20W, 1% 0201 VISHAY, CRCW0201200RFKED

37 2 T1, T3 TRANSFORMER, RF,SMT, 1:1BALUN MACOM, MABA-007159-000000

38 1 T2 TRANSFORMER, RF 1:1 FLUX COUPLED, SMT MACOM, MABAES0060

39 1 U2 IC, LDO LINEAR REGULATOR, 2.5V, DFN LINEAR TECH., LT1965EDD-2.5#PBF

40 1 U3 IC, LDO LINEAR REGULATOR, 1.8V, DFN LINEAR TECH., LT1965EDD-1.8#PBF

41 1 U4 IC, SERIAL EEPROM, TSSOP MICROCHIP TECH., 24LC32A-I/ST

42 7 XJP1, XJP2, XJP3, XJP4,

XJP5, XJP6, XJP7

SHUNT, 2MM SAMTEC, 2SN-BK-G

Downloaded from Arrow.com.Downloaded from Arrow.com.Downloaded from Arrow.com.Downloaded from Arrow.com.Downloaded from Arrow.com.Downloaded from Arrow.com.Downloaded from Arrow.com.Downloaded from Arrow.com.

dc2183af

DEMO MANUAL DC2183A

ITEM QTY REFERENCE PART DESCRIPTION MANUFACTURER/PART NUMBER

DC2183A-A Required Circuit Components

1 1 DC2183A DC2183A General BOM

2 1 C8 CAP., NP0, 4.7pF, 50V ± 0.25pF, 0402 TDK, C1005C0G1H4R7C

3 2 C9,C10 CAP., NP0, 8.2pF, 50V ± 0.25pF 0402 TDK, C1005C0G1H8R2C

4 1 L1 INDUCTOR, CERAMIC CHIP, 56nH, 2%, 0603 MURATA, LQP18MN56NG02D

5 2 R13,R19 RES., CHIP, 15Ω, 1/20W, 5% 0201 VISHAY, CRCW020115R0JNED

6 0 R26,R28 RES., CHIP, OPT, 0402 OPTION

7 2 R27,R32 RES., CHIP, 86.6, 1/10W, 1% 0603 VISHAY, CRCW060386R6FKEA

8 1 R33 RES., CHIP, 86.6, 1/16W, 1% 0402 VISHAY, CRCW040286R6FKED

9 1 U1 ADC, 16 BIT, 210 Msps, QFN LINEAR TECH., LTC2107IUK#PBF

DC2183A-B Required Circuit Components

1 1 DC2183A DC2183A General BOM

2 1 C8 CAP., NP0, 12pF, 50V 5% 0402 MURATA, GRM1555C1H120JA01D

3 2 C9,C10 CAP., NP0, 3.9pF, 50V ± 0.25pF 0402 TDK, C1005C0G1H3R9C

4 1 L1 INDUCTOR, CERAMIC CHIP, 18nH, 2%, 0603 MURATA, LQP18MN18NG02D

5 2 R13,R19 RES., CHIP, 10Ω, 1/20W, 5% 0201 VISHAY, CRCW020110R0JNED

6 2 R26,R28 RES., CHIP, 68.1Ω, 1/16W, 1% 0402 VISHAY, CRCW040268R1FKED

7 2 R27,R32 RES., CHIP, 43.2, 1/10W, 1% 0603 VISHAY, CRCW060343R2FKEA

8 1 R33 RES., CHIP, 105Ω, 1/16W, 1% 0402 VISHAY, CRCW0402105RFKED

9 1 U1 ADC, 16 BIT, 210 Msps, QFN LINEAR TECH., LTC2107IUK#PBF

dc2183af

DEMO MANUAL DC2183A

schematic Diagram

Figure 5. DC2183A Demo Circuit Schematic, Page 1

EXT

REF

3/2

OFF

SHUTDOWN

SHDN

RUN

PGA

RAND

CMOS

LVDS PAR

SER

CLK+

CLK-

03-18-2014

SDO

CML

LVDS

LV PECL

CLOCK TERM

AIN

ASSEMBLY TYPE U1

DC2183A-A

DC2183A-B

BITS

12pF

4.7pF

C8 C9,C10

8.2pF

3.9pF

56nH

18nH

R27,R32

86.6

43.2 105

86.6

R33

Msps

210

LTC2107IUK

ASSEMBLY OPTIONS TABLE

R26,R28

OPT

68.1

R19,R13

OF+

OF-

Fin (MHz)

5< Fin <70

70< Fin <180

PAR/!SER

SHDN

SHDN PAR/!SER

OVDD

VDD

OVDD

VDD VDD VDD

VDD

OVDD

CS/LVDS

RAND/SDIPGA/SCK

D9/8+

D9/8-

D7/6+

D7/6-

D15/14+

D15/14-

D3/2+

D3/2-

D13/12+

D13/12-

D1/0+

D1/0-

D5/4+

D5/4-

D11/10+

D11/10-

PGA/SCK

RAND/SDI

CS/LVDS

SDO

CLKOUT+

CLKOUT-

OF-

OF+

SIZE

DATE:

IC NO.

REV

SHEET OF

TITLE:

CONTRACT NO.

APPROVALS

PCB DES.

ENG.

TECHNOLOGY

Fax: (408)434-0507

Milpitas, CA 95035

Phone: (408)432-1900

1630 McCarthy Blvd.

LTC Confidential-For Customer Use Only

CUSTOMER NOTICE

LINEAR TECHNOLOGY HAS MADE A BEST EFFORT TO DESIGN A

CIRCUIT THAT MEETS CUSTOMER-SUPPLIED SPECIFICATIONS;

HOWEVER, IT REMAINS THE CUSTOMER'S RESPONSIBILITY TO

VERIFY PROPER AND RELIABLE OPERATION IN THE ACTUAL

APPLICATION. COMPONENT SUBSTITUTION AND PRINTED

CIRCUIT BOARD LAYOUT MAY SIGNIFICANTLY AFFECT CIRCUIT

PERFORMANCE OR RELIABILITY. CONTACT LINEAR

TECHNOLOGY APPLICATIONS ENGINEERING FOR ASSISTANCE.

THIS CIRCUIT IS PROPRIETARY TO LINEAR TECHNOLOGY AND

SCHEMATIC

SUPPLIED FOR USE WITH LINEAR TECHNOLOGY PARTS.

1 2

16-BIT, 210 Msps ADC

M.HAWKINS

C.MAYOTT

LTC2107

DEMO CIRCUIT 2183A

SIZE

DATE:

IC NO.

REV

SHEET OF

TITLE:

CONTRACT NO.

APPROVALS

PCB DES.

ENG.

TECHNOLOGY

Fax: (408)434-0507

Milpitas, CA 95035

Phone: (408)432-1900

1630 McCarthy Blvd.

LTC Confidential-For Customer Use Only

CUSTOMER NOTICE

LINEAR TECHNOLOGY HAS MADE A BEST EFFORT TO DESIGN A

CIRCUIT THAT MEETS CUSTOMER-SUPPLIED SPECIFICATIONS;

HOWEVER, IT REMAINS THE CUSTOMER'S RESPONSIBILITY TO

VERIFY PROPER AND RELIABLE OPERATION IN THE ACTUAL

APPLICATION. COMPONENT SUBSTITUTION AND PRINTED

CIRCUIT BOARD LAYOUT MAY SIGNIFICANTLY AFFECT CIRCUIT

PERFORMANCE OR RELIABILITY. CONTACT LINEAR

TECHNOLOGY APPLICATIONS ENGINEERING FOR ASSISTANCE.

THIS CIRCUIT IS PROPRIETARY TO LINEAR TECHNOLOGY AND

SCHEMATIC

SUPPLIED FOR USE WITH LINEAR TECHNOLOGY PARTS.

1 2

16-BIT, 210 Msps ADC

M.HAWKINS

C.MAYOTT

LTC2107

DEMO CIRCUIT 2183A

SIZE

DATE:

IC NO.

REV

SHEET OF

TITLE:

CONTRACT NO.

APPROVALS

PCB DES.

ENG.

TECHNOLOGY

Fax: (408)434-0507

Milpitas, CA 95035

Phone: (408)432-1900

1630 McCarthy Blvd.

LTC Confidential-For Customer Use Only

CUSTOMER NOTICE

LINEAR TECHNOLOGY HAS MADE A BEST EFFORT TO DESIGN A

CIRCUIT THAT MEETS CUSTOMER-SUPPLIED SPECIFICATIONS;

HOWEVER, IT REMAINS THE CUSTOMER'S RESPONSIBILITY TO

VERIFY PROPER AND RELIABLE OPERATION IN THE ACTUAL

APPLICATION. COMPONENT SUBSTITUTION AND PRINTED

CIRCUIT BOARD LAYOUT MAY SIGNIFICANTLY AFFECT CIRCUIT

PERFORMANCE OR RELIABILITY. CONTACT LINEAR

TECHNOLOGY APPLICATIONS ENGINEERING FOR ASSISTANCE.

THIS CIRCUIT IS PROPRIETARY TO LINEAR TECHNOLOGY AND

SCHEMATIC

SUPPLIED FOR USE WITH LINEAR TECHNOLOGY PARTS.

1 2

16-BIT, 210 Msps ADC

M.HAWKINS

C.MAYOTT

LTC2107

DEMO CIRCUIT 2183A

REVISION HISTORY

DESCRIPTION DATEAPPROVEDECO REV

C.MAYOTT

PRODUCTION2 03-14-14

REVISION HISTORY

DESCRIPTION DATEAPPROVEDECO REV

C.MAYOTT

PRODUCTION2 03-14-14

REVISION HISTORY

DESCRIPTION DATEAPPROVEDECO REV

C.MAYOTT

PRODUCTION2 03-14-14

C30

OPT

C30

OPT

C29 0.1uF

R2 0 OHMSR2 0 OHMS

C27

2200pF

COG/NPO

C27

2200pF

COG/NPO

R13

0201

R13

0201

C22

1.0uF

C22

1.0uF

C25

10uF

0805

C25

10uF

0805

0.01uF

C10 *C10 *

C18

OPT

0402

C18

OPT

0402

J1 MMCX (OPTION)J1 MMCX (OPTION)

E1E1

J3J3

R23

OPT

R23

OPT

JP1JP1

5 6

R32 *

C11

0.1uF

C11

0.1uF

C9 *C9 *

C31

0.01uF

C31

0.01uF

R16 100R16 100

JP2JP2

5 6

R9 0 R9 0

TP1TP1

J4J4

R22

OPT

R22

OPT

R37

200

0201

R37

200

0201

R36

24.9

R36

24.9

C14

0.1uF

C14

0.1uF

OPT

0603

OPT

0603

1 2

1.0uF

C28

OPT

0201

C28

OPT

0201

C17

2.2uF

C17

2.2uF

R27 *

JP5

OPT

JP5

OPT

JP6JP6

5 6

R12

33.2

R12

33.2

0.01uF

R14

R11

33.2

R11

33.2

R21

49.9

R21

49.9

R20

OPT

R20

OPT

C8C8

0.1uF

C12

0.1uF

C12

0.1uF

R33R33

R1 1KR1 1K

C26

2200pF

COG/NPO

C26

2200pF

COG/NPO

C13

2.2uF

C13

2.2uF

R26R26

MABA-007159-000000

4 3

R34

24.9

R34

24.9

R18 OPTR18 OPT

R10 0 R10 0

R8 1KR8 1K

J2J2

0.01uF

R19

0201

R19

0201

C21

47uF

20%

1206

C21

47uF

20%

1206

MABA-007159-000000

4 3

R15 100R15 100

R28R28

JP3JP3

R17

MABAES0060

4 3

C15

0.1uF

C15

0.1uF

L1 *

1 2

SENSE

GND

VDD

GND

AIN+

AIN-

GND

VCM

GND

ENC+

ENC-

GND

SHDN

SDO

OGND

OVdd

D1/D0N

D1/D0P

D3/D2N

D3/D2P

D5/D4N

D5/D4P

D7/6N

D7/6P

D9/8N

D9/8P

CLKOUTN

CLKOUTP

D11/D10N

D11/10P

D13/12N

D13/12P

D15/14N

D15/14P

OFN

OFP

OVDD

OGND

SDI

SCK

PAR/SER

GND

Inhaltsverzeichnis

Andere Linear Technology Hauptplatine Handbücher

Linear Technology

Linear Technology DC1812A Kurzanleitung zur Einrichtung

Linear Technology

Linear Technology 868 Bedienungsanleitung

Linear Technology

Linear Technology DC1732 Series Kurzanleitung zur Einrichtung

Linear Technology

Linear Technology Analog Devices DC2564A Kurzanleitung zur Einrichtung

Linear Technology

Linear Technology Analog Devices DC1890A Kurzanleitung zur Einrichtung

Linear Technology

Linear Technology 1315 Bedienungsanleitung

Linear Technology

Linear Technology DC2077A Kurzanleitung zur Einrichtung

Linear Technology

Linear Technology DC1584A Bedienungsanleitung

Linear Technology

Linear Technology DC1762A Kurzanleitung zur Einrichtung

Linear Technology

Linear Technology Analog Devices DC2515B Kurzanleitung zur Einrichtung

Linear Technology

Linear Technology DC1698A Kurzanleitung zur Einrichtung

Linear Technology

Linear Technology 397 Bedienungsanleitung

Linear Technology

Linear Technology 1172A Bedienungsanleitung

Linear Technology

Linear Technology DC1546A Kurzanleitung zur Einrichtung

Linear Technology

Linear Technology DC1783A-A Kurzanleitung zur Einrichtung

Linear Technology

Linear Technology DC2442A Bedienungsanleitung

Linear Technology

Linear Technology DC2423A Kurzanleitung zur Einrichtung

Linear Technology

Linear Technology DC2026A Kurzanleitung zur Einrichtung

Linear Technology

Linear Technology DC1705C Kurzanleitung zur Einrichtung

Linear Technology

Linear Technology DC2196A Kurzanleitung zur Einrichtung

Linear Technology

Linear Technology DC2164A-B Kurzanleitung zur Einrichtung

Linear Technology

Linear Technology Demo Circuit 1402A Bedienungsanleitung

Linear Technology

Linear Technology LTC2636 Kurzanleitung zur Einrichtung

Linear Technology

Linear Technology DC2061A Kurzanleitung zur Einrichtung

Beliebte Hauptplatine Handbücher anderer Marken

DFI

DFI SD170 Bedienungsanleitung

ASROCK

ASROCK ROMED8-2T Bedienungsanleitung

Asus

Asus P2L97A Bedienungsanleitung

Winmate

Winmate IC70 Bedienungsanleitung

Asus

Asus MES-B Bedienungsanleitung

Grantech

Grantech SYS8F377VGGA-3OMN Bedienungsanleitung

Telit Wireless Solutions

Telit Wireless Solutions SL869-3DR Bedienungsanleitung

Gigabyte

Gigabyte GA-9IVDT Bedienungsanleitung

Texas Instruments

Texas Instruments ADS8372EVM Bedienungsanleitung

Commell

Commell MS-C73 Bedienungsanleitung

IBT Technologies

IBT Technologies MB860 Bedienungsanleitung

Nvidia

Nvidia TEGRA DG-04927-001_V01 Bedienungsanleitung

Biostar

Biostar M7VIT Bravo Bedienungs- und Montageanleitung

Intel

Intel D33217CK Bedienungsanleitung

Asus

Asus F1A55-M LX PLUS R2.0 Bedienungsanleitung

EPC

EPC EPC9147C Bedienungsanleitung

Asus

Asus EX-B760M-V5 D4 Bedienungsanleitung

EPOX

EPOX MU-8KHA0010 Bedienungsanleitung