Cypress Semiconductor CY7C138 Bedienungsanleitung

CY7C138, CY7C139

4K x 8/9 Dual-Port Static RAM

with Sem, Int, Busy

Cypress Semiconductor Corporation • 198 Champion Court • San Jose,CA 95134-1709 • 408-943-2600

Document #: 38-06037 Rev. *D Revised March 12, 2009

Features

■True Dual-Ported memory cells that enable simultaneous reads

of the same memory location

■4K x 8 organization (CY7C138)

■4K x 9 organization (CY7C139)

■0.65-micron CMOS for optimum speed and power

■High speed access: 15 ns

■Low operating power: ICC = 160 mA (max.)

■Fully asynchronous operation

■Automatic power down

■TTL compatible

■Expandable data bus to 32/36 bits or more using

Master/Slave chip select when using more than one

device

■On-chip arbitration logic

■Semaphores included to permit software handshaking

between ports

■INT flag for port-to-port communication

■Available in 68-pin PLCC

■Pb-free packages available

Functional Description

The CY7C138 and CY7C139 are high speed CMOS 4K x 8 and

4K x 9 dual-port static RAMs. Various arbitration schemes are

included on the CY7C138/9 to handle situations when multiple

processors access the same piece of data. Two ports are

provided permitting independent, asynchronous access for

reads and writes to any location in memory. The CY7C138/9 can

be used as a standalone 8/9-bit dual-port static RAM or multiple

devices can be combined to function as a 16/18-bit or wider

master/slave dual-port static RAM. An M/S pin is provided for

implementing 16/18-bit or wider memory applications without the

need for separate master and slave devices or additional

discrete logic. Application areas include interprocessor/multipro-

cessor designs, communications status buffering, and dual-port

video/graphics memory.

Each port has independent control pins: chip enable (CE), read

or write enable (R/W), and output enable (OE). Two flags are

provided on each port (BUSY and INT). BUSY signals that the

port is trying to access the same location currently being

accessed by the other port. The interrupt flag (INT) permits

communication between ports or systems by means of a mail

box. The semaphores are used to pass a flag, or token, from one

port to the other to indicate that a shared resource is in use. The

semaphore logic is comprised of eight shared latches. Only one

side can control the latch (semaphore) at any time. Control of a

semaphore indicates that a shared resource is in use. An

automatic power down feature is controlled independently on

each port by a chip enable (CE) pin or SEM pin.

The CY7C138 and CY7C139 are available in a 68-pin PLCC.

Notes

1. BUSY is an output in master mode and an input in slave mode.

2. Interrupt: push-pull output and requires no pull-up resistor.

Logic Block Diagram

[+] Feedback

CY7C138, CY7C139

Document #: 38-06037 Rev. *D Page 2 of 17

Pin Configurations

Figure 1. 68-Pin PLCC (Top View)

Table 1. Pin Definitions

Left Port Right Port Description

I/O0L–7L(8L) I/O0R–7R(8R) Data Bus Input/Output

A0L–11L A0R–11R Address Lines

CELCERChip Enable

OELOEROutput Enable

R/WLR/WRRead/Write Enable

SEMLSEMRSemaphore Enable. When asserted LOW, allows access to eight

semaphores. The three least significant bits of the address lines will

determine which semaphore to write or read. The I/O0pin is used when

writing to a semaphore. Semaphores are requested by writing a 0 into the

respective location.

INTLINTRInterrupt Flag. INTLis set when right port writes location FFE and is cleared

when left port reads location FFE. INTRis set when left port writes location

FFF and is cleared when right port reads location FFF.

BUSYLBUSYRBusy Flag

M/S Master or Slave Select

VCC Power

GND Ground

3132 33 34 35 36 37 38 39 40 41 42 43

5 4 3 2 168 666564636261

A4L

A3L

A2L

A1L

A0L

INTL

BUSYL

GND

M/S

BUSYR

INTR

A0R

I/O2L

I/O3L

I/O4L

I/O5L

GND

I/O6L

I/O7L

VCC

GND

I/O0R

I/O1R

I/O2R

VCC

2728 29 30

98 7 6

A1R

A2R

A3R

A4R

I/O3R

I/O4R

I/O5R

I/O6R

10L

11L

VCC

CEL

SEML

R/WL

OE L

I/O

I/O1L

A8R

A9R

A10R

SEMR

R/W

OER

I/O7R

GND

A11R

A5R

A5L

CY7C138/9

[3]

[4]

Table 2. Selection Guide

Description 7C138-15

7C139-15

7C138-25

7C139-25

7C138-35

7C139-35

7C138-55

7C139-55 Unit

Maximum Access Time (ns) 15 25 35 55 ns

Maximum Operating Current Commercial 220 180 160 160 mA

Maximum Standby Current for ISB1 Commercial 60 40 30 30 mA

Notes

3. I/O8R on the CY7C139.

4. I/O8L on the CY7C139.

[+] Feedback

CY7C138, CY7C139

Document #: 38-06037 Rev. *D Page 3 of 17

Maximum Ratings

Exceeding maximum ratings may impair the useful life of the

device. These user guidelines are not tested.[5]

Storage Temperature ................................. –65°C to +150°C

Ambient Temperature with

Power Applied ............................................ –55°C to +125°C

Supply Voltage to Ground Potential................–0.5V to +7.0V

DC Voltage Applied to Outputs

in High Z State ................................................–0.5V to +7.0V

DC Input Voltage[6] .........................................–0.5V to +7.0V

Output Current into Outputs (LOW)............................. 20 mA

Static Discharge Voltage........................................... >2001V

(per MIL-STD-883, Method 3015)

Latch-Up Current.................................................... >200 mA

Operating Range

Range Ambient

Temperature VCC

Commercial 0°C to +70°C 5V ± 10%

Industrial –40°C to +85°C 5V ± 10%

Electrical Characteristics Over the Operating Range

Parameter Description Test Conditions

7C138-15

7C139-15

7C138-25

7C139-25 Unit

Min Max Min Max

VOH Output HIGH Voltage VCC = Min., IOH = –4.0 mA 2.4 2.4 V

VOL Output LOW Voltage VCC = Min., IOL = 4.0 mA 0.4 0.4 V

VIH 2.2 2.2 V

VIL Input LOW Voltage 0.8 0.8 V

IIX Input Leakage Current GND < VI< VCC –10 +10 –10 +10 μA

IOZ Output Leakage Current Output Disabled, GND < VO< VCC –10 +10 –10 +10 μA

ICC Operating Current VCC = Max.,

IOUT = 0 mA,

Outputs Disabled

Commercial 220 180 mA

Industrial 190

ISB1 Standby Current

(Both Ports TTL Levels)

CELand CER> VIH,

f = fMAX[7] Commercial 60 40 mA

Industrial 50

ISB2 Standby Current

(One Port TTL Level)

CELand CER> VIH,

f = fMAX[7] Commercial 130 110 mA

Industrial 120

ISB3 Standby Current

(Both Ports CMOS Levels)

Both Ports

CE and CER> VCC – 0.2V,

VIN > VCC – 0.2V

or VIN < 0.2V, f = 0[7]

Commercial 15 15 mA

Industrial 30

ISB4 Standby Current

(One Port CMOS Level)

One Port

CELor CER> VCC – 0.2V,

VIN > VCC – 0.2V or

VIN < 0.2V, Active

Port Outputs, f = fMAX[7]

Commercial 125 100 mA

Industrial 115

Notes

5. The Voltage on any input or I/O pin cannot exceed the power pin during power-up.

6. Pulse width < 20 ns.

7. fMAX = 1/tRC = All inputs cycling at f = 1/tRC (except output enable). f = 0 means no address or control lines change. This applies only to inputs at CMOS level

standby ISB3.

[+] Feedback

CY7C138, CY7C139

Document #: 38-06037 Rev. *D Page 4 of 17

Electrical Characteristics Over the Operating Range (continued)

Parameter Description Test Conditions

7C138-35

7C139-35

7C138-55

7C139-55 Unit

Min Max Min Max

VOH Output HIGH Voltage VCC = Min., IOH = –4.0 mA 2.4 2.4 V

VOL Output LOW Voltage VCC = Min., IOL = 4.0 mA 0.4 0.4 V

VIH 2.2 2.2 V

VIL Input LOW Voltage 0.8 0.8 V

IIX Input Leakage Current GND < VI< VCC –10 +10 –10 +10 μA

IOZ Output Leakage Current Output Disabled, GND < VO< VCC –10 +10 –10 +10 μA

ICC Operating Current VCC = Max.,

IOUT = 0 mA,

Outputs Disabled

Commercial 160 160 mA

Industrial 180 180

ISB1 Standby Current

(Both Ports TTL Levels)

CELand CER> VIH,

f = fMAX[7] Commercial 30 30 mA

Industrial 40 40

ISB2 Standby Current

(One Port TTL Level)

CELand CER> VIH,

f = fMAX[7] Commercial 100 100 mA

Industrial 110 110

ISB3 Standby Current

(Both Ports CMOS Levels)

Both Ports

CE and CER> VCC – 0.2V,

VIN > VCC – 0.2V

or VIN < 0.2V, f = 0[7]

Commercial 15 15 mA

Industrial 30 30

ISB4 Standby Current

(One Port CMOS Level)

One Port

CELor CER> VCC – 0.2V,

VIN > VCC – 0.2V or

VIN < 0.2V, Active

Port Outputs, f = fMAX[7]

Commercial 90 90 mA

Industrial 100 100

Capacitance[8]

Parameter Description Test Conditions Max Unit

CIN Input Capacitance TA= 25°C, f = 1 MHz,

VCC = 5.0V

10 pF

COUT Output Capacitance 15 pF

[+] Feedback

CY7C138, CY7C139

Document #: 38-06037 Rev. *D Page 5 of 17

Figure 2. AC Test Loads and Waveforms

3.0V

GND

90% 90%

10%

<3ns < 3 ns

10%

ALL INPUT PULSES

(a) Normal Load (Load 1)

R1 = 893Ω

OUTPUT

R2 = 347Ω

C= 30pF

RTH = 250Ω

VTH = 1.4V

OUTPUT

C = 30pF

(b) Thévenin Equivalent(Load 1) (c) Three-State Delay (Load 3)

C= 30pF

OUTPUT

Load (Load 2)

R1 = 893Ω

R2 = 347Ω

OUTPUT

C= 5pF

Note

8. Tested initially and after any design or process changes that may affect these parameters.

Switching Characteristics Over the Operating Range[9]

Parameter Description

7C138-15

7C139-15

7C138-25

7C139-25

7C138-35

7C139-35

7C138-55

7C139-55 Unit

Min Max Min Max Min Max Min Max

READ CYCLE

tRC Read Cycle Time 15 25 35 55 ns

tAA Address to Data Valid 15 25 35 55 ns

tOHA Output Hold From Address Change 3 3 3 3 ns

tACE CE LOW to Data Valid 15 25 35 55 ns

tDOE OE LOW to Data Valid 10 15 20 25 ns

tLZOE[10,11,12] OE Low to Low Z 3 3 3 3 ns

tHZOE[10,11,12] OE HIGH to High Z 10 15 20 25 ns

tLZCE[10,11,12] CE LOW to Low Z 3 3 3 3 ns

tHZCE[10,11,12] CE HIGH to High Z 10 15 20 25 ns

tPU[12] CE LOW to Power-Up 0 0 0 0 ns

tPD[12] CE HIGH to Power-Down 15 25 35 55 ns

WRITE CYCLE

tWC Write Cycle Time 15 25 35 55 ns

tSCE CE LOW to Write End 12 20 30 40 ns

tAW Address Set-Up to Write End 12 20 30 40 ns

tHA Address Hold From Write End 2 2 2 2 ns

tSA Address Set-Up to Write Start 0 0 0 0 ns

tPWE Write Pulse Width 12 20 25 30 ns

tSD Data Set-Up to Write End 10 15 15 20 ns

[+] Feedback

CY7C138, CY7C139

Document #: 38-06037 Rev. *D Page 6 of 17

tHD Data Hold From Write End 0 0 0 0 ns

tHZWE[11,12] R/W LOW to High Z 10 15 20 25 ns

tLZWE[11,12] R/W HIGH to Low Z 3 3 3 3 ns

tWDD[13] Write Pulse to Data Delay 30 50 60 70 ns

tDDD[13] Write Data Valid to Read Data Valid 25 30 35 40 ns

BUSY TIMING[14]

tBLA BUSY LOW from Address Match 15 20 20 45 ns

tBHA BUSY HIGH from Address Mismatch 15 20 20 40 ns

tBLC BUSY LOW from CE LOW 15 20 20 40 ns

tBHC BUSY HIGH from CE HIGH 15 20 20 35 ns

tPS Port Set-Up for Priority 5 5 5 5 ns

tWB R/W LOW after BUSY LOW 0 0 0 0 ns

tWH R/W HIGH after BUSY HIGH 13 20 30 40 ns

tBDD[15] BUSY HIGH to Data Valid Note 15 Note 15 Note 15 Note 15 ns

INTERRUPT TIMING[14]

tINS INT Set Time 15 25 25 30 ns

tINR INT Reset Time 15 25 25 30 ns

SEMAPHORE TIMING

tSOP SEM Flag Update Pulse (OE or SEM)10 10 15 20 ns

tSWRD SEM Flag Write to Read Time 5 5 5 5 ns

tSPS SEM Flag Contention Window 5 5 5 5 ns

Switching Characteristics Over the Operating Range[9] (continued)

Parameter Description

7C138-15

7C139-15

7C138-25

7C139-25

7C138-35

7C139-35

7C138-55

7C139-55 Unit

Min Max Min Max Min Max Min Max

Notes

9. Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V, and output loading of the specified

IOI/IOH and 30-pF load capacitance.

10. At any given temperature and voltage condition for any given device, tHZCE is less than tLZCE and tHZOE is less than tLZOE.

11. Test conditions used are Load 3.

12. This parameter is guaranteed but not tested.

13. For information on part-to-part delay through RAM cells from writing port to reading port, refer to Read Timing with Port-to-Port Delay waveform.

14. Test conditions used are Load 2.

15. tBDD is a calculated parameter and is the greater of tWDD – tPWE (actual) or tDDD – tSD (actual).

Switching Waveforms

Figure 3. Read Cycle No. 1 (Either Port Address Access)[16, 17]

Figure 4. Read Cycle No. 2 (Either Port CE/OE Access)[16, 18, 19]

tRC

tAA

tOHA

DATA VALIDPREVIOUS DATA VALID

DATA OUT

ADDRESS

[+] Feedback

CY7C138, CY7C139

Document #: 38-06037 Rev. *D Page 7 of 17

Figure 5. Read Timing with Port-to-Port Delay (M/S = L)[20, 21]

Figure 6. Write Cycle No. 1: OE Three-States Data I/Os (Either Port)[22, 23, 24]

Switching Waveforms (continued)

tACE

tLZOE

tDOE

tHZOE

tHZCE

DATA VALID

DATA OUT

SEM or CE

tLZCE

tPU

ICC

ISB

tPD

VALID

tDDD

tWDD

MATCH

R/WR

DATA INR

DATAOUTL

tWC

ADDRESS R

tPWE

VALID

tSD tHD

ADDRESSL

Notes

16. R/W is HIGH for read cycle.

17. Device is continuously selected CE = LOW and OE = LOW. This waveform cannot be used for semaphore reads.

18. Address valid prior to or coincident with CE transition LOW.

19. CEL = L, SEM = H when accessing RAM. CE = H, SEM = L when accessing semaphores.

[+] Feedback

CY7C138, CY7C139

Document #: 38-06037 Rev. *D Page 8 of 17

Figure 7. Write Cycle No. 2: R/W Three-States Data I/Os (Either Port)[22, 24, 25]

Figure 8. Semaphore Read After Write Timing, Either Side[26]

Switching Waveforms (continued)

tAW

tWC

DATA VALID

HIGH IMPEDANCE

tSCE

tSA

tPWE

tHD

tSD

tHA

tHZOE tLZOE

SEM OR CE

R/W

DATA OUT

DATA IN

ADDRESS

tAW

tWC

tSCE

tSA tPWE

tHD

tSD

tHZWE

tHA

HIGH IMPEDANCE

SEM OR CE

R/W

DATA OUT

DATA IN

tLZWE

DATA VALID

ADDRESS

Notes

20. BUSY = HIGH for the writing port.

21. CEL= CER= LOW.

22. The internal write time of the memory is defined by the overlap of CE or SEM LOW and R/W LOW. Both signals must be LOW to initiate a write, and

either signal can terminate a write by going HIGH. The data input set-up and hold timing should be referenced to the rising edge of the signal that

terminates the write.

23. If OE is LOW during a R/W controlled write cycle, the write pulse width must be the larger of tPWE or (tHZWE + tSD) to allow the I/O drivers to turn off

and data to be placed on the bus for the required tSD. If OE is HIGH during a R/W controlled write cycle (as in this example), this requirement does not

apply and the write pulse can be as short as the specified tPWE.

24. R/W must be HIGH during all address transitions.

[+] Feedback

CY7C138, CY7C139

Document #: 38-06037 Rev. *D Page 9 of 17

Figure 9. Timing Diagram of Semaphore Contention[27, 28, 29]

Figure 10. Timing Diagram of Read with BUSY (M/S = HIGH)[21]

Switching Waveforms (continued)

tSOP

tAA

SEM

R/W

I/O0

VALID ADDRESS VALID ADDRESS

tHD

DATAIN VALID DATAOUT VALID

tOHA

A0–A 2

tAW

tHA

tACE

tSOP

tSCE

tSD

tSA tPWE

tSWRD tDOE

WRITE CYCLE READ CYCLE

MATCH

tSPS

A0L–A2L

MATCH

R/WL

SEML

A0R–A2R

R/WR

SEMR

Notes

25. Data I/O pins enter high impedance when OE is held LOW during write.

26. CE = HIGH for the duration of the above timing (both write and read cycle).

[+] Feedback

CY7C138, CY7C139

Document #: 38-06037 Rev. *D Page 10 of 17

Figure 11. Write Timing with Busy Input (M/S=LOW)

Notes

27. I/O0R = I/O0L = LOW (request semaphore); CER= CEL= HIGH

28. Semaphores are reset (available to both ports) at cycle start.

29. If tSPS is violated, the semaphore will definitely be obtained by one side or the other, but there is no guarantee which side will control the semaphore.

Figure 12. Busy Timing Diagram No. 1 (CE Arbitration)[30]

Switching Waveforms (continued)

VALID

tDDD

tWDD

MATCH

R/WR

DATA INR

DATAOUTL

tWC

ADDRESSR

tPWE

VALID

tSD tHD

ADDRESSL

tPS

tBLA tBHA

tBDD

BUSY

tPWE

R/W

BUSY

tWB tWH

[+] Feedback

Dieses Handbuch passt für folgende Modelle

Inhaltsverzeichnis

Andere Cypress Semiconductor Computerhardware Handbücher

Cypress Semiconductor

Cypress Semiconductor CY7C1336H Bedienungsanleitung

Cypress Semiconductor

Cypress Semiconductor CY7C68033 Bedienungsanleitung

Cypress Semiconductor

Cypress Semiconductor FLEx18 CY7C0830AV Bedienungsanleitung

Cypress Semiconductor

Cypress Semiconductor CY25822-2 Bedienungsanleitung

Cypress Semiconductor

Cypress Semiconductor MoBL CY62157E Bedienungsanleitung

Cypress Semiconductor

Cypress Semiconductor CY62148EV30 Bedienungsanleitung

Cypress Semiconductor

Cypress Semiconductor CY7C1217H Bedienungsanleitung

Cypress Semiconductor

Cypress Semiconductor CY7C1292DV18 Bedienungsanleitung

Cypress Semiconductor

Cypress Semiconductor CY25818 Bedienungsanleitung

Cypress Semiconductor

Cypress Semiconductor CY7C150 Bedienungsanleitung

Cypress Semiconductor

Cypress Semiconductor CY7C1223H Bedienungsanleitung

Cypress Semiconductor

Cypress Semiconductor CY7C1411JV18 Bedienungsanleitung

Cypress Semiconductor

Cypress Semiconductor MoBL CY62157EV30 Bedienungsanleitung

Cypress Semiconductor

Cypress Semiconductor CY7B991 Bedienungsanleitung

Cypress Semiconductor

Cypress Semiconductor Perform CY14B102L Bedienungsanleitung

Cypress Semiconductor

Cypress Semiconductor CY7C1365C Bedienungsanleitung

Cypress Semiconductor

Cypress Semiconductor CY7C1511JV18 Bedienungsanleitung

Cypress Semiconductor

Cypress Semiconductor CY2071A Bedienungsanleitung

Cypress Semiconductor

Cypress Semiconductor MoBL CY62146ESL Bedienungsanleitung

Cypress Semiconductor

Cypress Semiconductor Perform CY7C1511KV18 Bedienungsanleitung

Cypress Semiconductor

Cypress Semiconductor CY7C1316JV18 Bedienungsanleitung

Cypress Semiconductor

Cypress Semiconductor PSoC 1 FirstTouch CY3270 Bedienungsanleitung

Cypress Semiconductor

Cypress Semiconductor CY7C1310AV18 Bedienungsanleitung

Cypress Semiconductor

Cypress Semiconductor CY7C1399B Bedienungsanleitung

Beliebte Computerhardware Handbücher anderer Marken

EMC2

EMC2 VNX Series Betriebsanleitung

Panasonic

Panasonic DV0PM20105 Bedienungsanleitung

Mitsubishi Electric

Mitsubishi Electric Q81BD-J61BT11 Bedienungsanleitung

Gigabyte

Gigabyte B660M DS3H AX DDR4 Bedienungsanleitung

Raidon

Raidon iT2300 Bedienungsanleitung

National Instruments

National Instruments PXI-8186 Bedienungsanleitung

Hauppauge

Hauppauge WinTV-HVR-2250 Bedienungsanleitung

Kontron

Kontron CP6002 Bedienungsanleitung

Manhattan

Manhattan 702843 Bedienungsanleitung

Aphex

Aphex 230 Bedienungsanleitung

AMD

AMD Phenom II Betriebshandbuch

Intel

Intel NUC 12 Pro Bedienungsanleitung

dbx

dbx Zone Pro 1260 Bedienungsanleitung

Galaxy

Galaxy GHDX2-2430S-24F4D Bedienungsanleitung

Intel

Intel AXXRMFBU4 Bedienungsanleitung

Kontron

Kontron DIMM-PC/MD Bedienungsanleitung

ST X-NUCLEO-SAFEA1B Betriebsanleitung

STEINWAY LYNGDORF

STEINWAY LYNGDORF SP-1 Bedienungsanleitung