Freescale Semiconductor MCF5282 Montage- und Bedienungsanleitung

Freescale Semiconductor

User’s Manual Addendum MCF5282UMAD

Rev. 15, 05/2007

Table of Contents

This errata document describes corrections to the

MCF5282 ColdFire Microcontroller User’s Manual,

order number MCF5282UM. For convenience, the

addenda items are grouped by revision. Please check our

website at http://www.freescale.com for the latest

updates.

MCF5282 User’s Manual Errata

by: Microcontroller Division

1 Errata for Revision 2.3.........................................2

2 Errata for Revision 2.1 & 2.2 ...............................5

3 Errata for Revision 2.0.........................................6

4 Errata for Revision 1.0.........................................7

5 Revision History ................................................16

MCF5282 User’s Manual Errata, Rev. 15

Errata for Revision 2.3

Freescale Semiconductor2

1 Errata for Revision 2.3

Table 1. MCF5282UM Rev 2.3 Errata

Location Description

Table 2-1/Page 2-4 Remove last sentence in C bit field description.

Table 2-3/Page 2-7 Change PC’s Written with MOVEC entry to “No”.

Section 2.5/Page 2-8 Change last bullet to “Use of separate system stack pointers for user and supervisor

modes”

Section 2.5/Page 2-9 Change last sentence in fourth paragraph (step 2) to “The IACK cycle is mapped to special

locations within the interrupt controller's address space with the interrupt level encoded in

the address."

Figure 3-6/Page 3-8 Add minus sign to the exponent so that it is “–(i + 1 – N)”.

Table 4-3/Page 4-5 Change reset value of ACR0, ACR1 to “See Section” since some of the bits are undefined

after reset.

Figure 4-2/Page 4-6 Change CACR fields to R/W, since they may be read via the debug module.

Table 4-5/Page 4-8 For split instruction/data cache entry, swap text in parantheses in the description field.

Instruction cache uses the upper half of the arrays, while data cache uses the lower half.

Figure 4-3/Page 4-9 Change reset value of ACR: Bits 31-16, 14-13, 6-5, and 2 are undefined, and other bits are

cleared.

Change ACR fields to R/W, since they may be read via the debug module.

Section 4.4.2.2/Page 4-9 Change note to:

NOTE

Peripheral(IPSBAR)spaceshouldnotbecached.The

combination of the CACR defaults and the two ACRn

registers must define the non-cacheable attribute for

this address space.

Figure 5-1/Page 5-2 Change RAMBAR fields to R/W, since they may be read via the debug module.

Table 5-1/Page 5-2 The PRI1/PRI2 text description does not match the table below it. It should be: “If a bit is

set, CPU has priority. If a bit is cleared, DMA has priority.”

Chapter 8 Remove any references to the core watchdog timer being able to reset the device. It is only

able to interrupt the processor. Use the peripheral watchdog timer described in

Chapter 18 if needing a watchdog timer to reset the device.

Table 9-4/Page 9-7 In the table for MFD bit definition, footnote (1) equation should read:

Where fsys(max) is the maximum system frequency for the particular MCF5282 device

(66MHz or 80MHz)

Section 10.3.6/Page 10-11 Include the following text in the section description and as a note in Figure 10-9.

“It is the responsibility of the software to program the ICRnx registers with unique and

non-overlapping level and priority definitions. Failure to program the ICRnx registers in

this manner can result in undefined behavior. If a specific interrupt request is completely

unused, the ICRnx value can remain in its reset (and disabled) state.”

Figure 10-6/Page 10-9 Interrupt Force Register Low (INTFRCLn) is illustrated as read-only in the figure. However,

this register should be read/write.

fsys fref 2MFD 2+()×

2RFD

----------------------------------------------fref 2MFD 2+()×fsys max()

fsys fsys max()

≤;≤;=

Errata for Revision 2.3

MCF5282 User’s Manual Errata, Rev. 15

Freescale Semiconductor 3

Table 10-14/Page 10-15 Change flag clearing mechanism for sources 24-26. They should read as follows:

Write ERR_INT = 1 after reading ERR_INT = 1

Write BOFF_INT = 1 after reading BOFF_INT = 1

Write WAKE_INT = 1 after reading WAKE_INT = 1

Table 12-7/Page 12-7 BAM bit field description, the first example should read “So, if CSAR0 = 0x0000 and

CSMR0[BAM] = 0x0001” instead of “So, if CSAR0 = 0x0000 and CSMR0[BAM] = 0x0008”.

Table 10-2/Page 10-4 In footnote, remove mention of the SWIACK register, as it is not supported in the global

IACK space.

Section 10.3.7/Page 10-16 Change last paragraph to: “In addition to the IACK registers within each interrupt controller,

there are global LnIACK registers. A read from one of the global LnIACK registers returns

the vector for the highest priority unmasked interrupt within a level for all interrupt

controllers. There is no global SWIACK register. However, reading the SWIACK register

from each interrupt controller returns the vector number of the highest priority unmasked

request within that controller.”

Table 15-1/Page 15-3 NOP command entry. Replace “SRAS asserted” with “SDRAM_CS[1:0] asserted”

Table 15-5/Page 15-7 Add the following note to the DACRn[CBM] field description:

Note: It is important to set CBM according to the location of the command bit.

Section 16.5/Page 16-11 Remove last sentence in this section starting with “BCRndecrements...” since SAA bit is

not supported.

Chapter 17 The maximum buffer size of the FEC is 2032 bytes. Replace any mention of the max size

being 2047 bytes with 2032 bytes.

Section 17.4.6/Page 17-7 Add the following subsection entitled “Duplicate Frame Transmission”:

The FEC fetches transmit buffer descriptors (TxBDs) and the corresponding transmit data

continuously until the transmit FIFO is full. It does not determine whether the TxBD to be

fetched is already being processed internally (as a result of a wrap). As the FEC nears the

end of the transmission of one frame, it begins to DMA the data for the next frame. In order

to remain one BD ahead of the DMA, it also fetches the TxBD for the next frame. It is

possible that the FEC will fetch from memory a BD that has already been processed but not

yet written back (that is, it is read a second time with the R bit still set). In this case, the data

is fetched and transmitted again.

Using at least three TxBDs fixes this problem for large frames, but not for small frames. To

ensure correct operation for either large or small frames, one of the following must be true:

• The FEC software driver ensures that there is always at least one TxBD with the ready

bit cleared.

• Every frame uses more than one TxBD and every TxBD but the last is written back

immediately after the data is fetched.

• The FEC software driver ensures a minimum frame size, n. The minimum number of

TxBDs is then (Tx FIFO Size ÷(n+ 4)) rounded up to the nearest integer (though the

result cannot be less than three). The default Tx FIFO size is 192 bytes; this size is

programmable.

Table 17-9/Page 17-17 Correct MIB block counters end addresses to IPSBAR + 0x12FF.

Table 17-11/Page 17-19 Add RMON_R_DROP with an IPSBAR Offset of 0x1280 and a description of ‘Count of

frames not counted correctly’.

Figure 17-26/Page 17-41 Change EMRBR register address from “IPSBAR + 0x11B8” to “IPSBAR + 0x1188”.

Section 20.5.13/Page 20-12 Deleted reference to nonexistent CF bits in the figure and bit descriptions for the GPTFLG2

Table 1. MCF5282UM Rev 2.3 Errata (continued)

Location Description

MCF5282 User’s Manual Errata, Rev. 15

Errata for Revision 2.3

Freescale Semiconductor4

Figure 23-18/Page 23-18 Remove the two 16-bit divider blocks from timer input, as the divider is not available using

external clock sources.

Section 23.5.1.2.2/Page

23-19 Remove 16-bit divider from equation, as the divider is not available using external clock

sources.

Section 25.5.8/Page 25-25 Change end of last sentence from “...and can be written by the host to ‘0’.” to “...and can be

written by the host to ‘1’.”

Table 25-17/Page 25-29 Remove the following information from the BITERR and ACKERR descriptions as these

fields are read only: “To clear this bit, first read it as a one, then write it as a one. Writing

zero has no effect.” (This is a rescindment of a previous documentation errata.)

Change last sentence in ERRINT description from: “To clear this bit, first read it as a one,

then write as a zero. Writing a one has no effect.” to “To clear this bit, first read it as a

one, then write a one. Writing a zero has no effect.”

Add the following information to the BOFFINT and WAKEINT descriptions: “To clear this bit,

first read it as a one, then write it as a one. Writing zero has no effect.”

Table 25-17/Page 25-27 Definition of bits ERRINT and BOFFINT are incorrect for register ESTAT: ERRINT should

be bit 1, BOFFINT should be bit 2. They should be cleared by writing a one instead of a

zero.

Table 26-1/Page 26-5 Change description field for DTOUT1 from “DMA timer 1 output / Port TD[3]...” to “DMA

timer 1 output / Port TD[2]...”

Change description field for DTIN0 from “DMA timer 0 input / Port TD[3]...” to “DMA timer 1

output / Port TD[1]...”

Change description field for DTOUT0 from “DMA timer 0 output / Port TD[3]...” to “DMA

timer 1 output / Port TD[0]...”

Table 30-12/Page 30-14 Add the following note to the PBR[Address] field description:

Note: PBR[0] should always be loaded with a 0.

Table 30-20/Page 30-35 Change CSR’s initial state to 0x0000_0000.

Chapter 33 Add the following note:

“It is crucial during power-up that VDD never exceeds VDDH by more that ~0.3V. There

are diode devices between the two voltage domains, and violating this rule can lead to a

latch-up condition.”

Table 33-3/Page 33-3 In the VOH and VOL entries, change the respective IOH and IOL specs from “IOH = -2.0mA”

to “IOH = -5.0mA” and “IOL = +2.0mA” to “IOL = +5.0mA”

Table 33-8/Page 33-7 In the PLL Electrical Specifications table, only specs for the 80MHz MCF5282 device were

listed. Insert specs for the 66MHz device in the first 2 rows and also declare symbol

fsys(max), as shown below:

Table 1. MCF5282UM Rev 2.3 Errata (continued)

Location Description

Characteristic Symbol Min Max Unit

66MHz 80MHz

PLL Reference Frequency Range

Crystal reference

External reference

1:1 Mode

fref_crystal

fref_ext

fref_1:1

33.33

8.33

66.66

10.0

MHz

System Frequency 1

External Clock Mode

On-Chip PLL Frequency

fsys 0

fref / 32

fsys(max)

66.66

fsys(max)

MHz

Errata for Revision 2.1 & 2.2

MCF5282 User’s Manual Errata, Rev. 15

Freescale Semiconductor 5

2 Errata for Revision 2.1 & 2.2

Table 33-8/Page 33-7 Change EXTAL Input High Voltage (VIHEXT) Crystal Mode minimum spec from “VDD -1.0”

to “VXTAL +0.4”.

Change EXTAL Input Low Voltage (VILEXT) Crystal Mode maximum spec from “1.0” to

“VXTAL -0.4”.

Section 33.13.1/Page 33-21 Remove second sentence:

“There is no minimum frequency requirement.”

Section 33.13.2/Page 33-22 Remove second sentence:

“There is no minimum frequency requirement.”

Remove second paragraph as this feature is not supported on this device:

“The transmit outputs (ETXD[3:0], ETXEN, ETXER) can be programmed to

transition from either the rising or falling edge of ETXCLK, and the timing is the

same in either case. This options allows the use of non-compliant MII PHYs. Refer

to the Ethernet chapter for details of this option and how to enable it.”

Table A-3/Page A-4 The CSMR1 and CSCR1 register addresses are incorrect. They should be

IPSBAR + 0x090 and IPSBAR + 0x096 respectively

Table 2. MCF5282UM Rev 2.1 & 2.2 Errata

Location Description

Figure 4-2/4-6 Changed bit 23 from DIDI to DISI

Table 4-6/4-9 Under ‘Configuration’ for ‘Instruction Cache’ the ‘Operation’ entry changed to “Invalidate

2 KByte data cache”

Table 4-6/4-9 Under ‘Configuration’ for ‘Data Cache’ the ‘Operation’ entry changed to “Invalidate 2 KByte

instruction cache”

Figure 6-3/6-6 Changed bit 8 to write-only instead of read/write

Table 6-10/6-15 Removed “selected by BKSL[1:0]” as these are internal signal names not necessary for

end-user.

Table 9-4/9-7 In the table for MFD bit definition, footnote (1) equation should read:

Where fsys(max) is the maximum system frequency for the particular MCF5282 device

(66MHz or 80MHz)

10.3.2/10-8 Add the following note: ‘If an interrupt source is being masked in the interrupt controller

mask register (IMR) or a module’s interrupt mask register while the interrupt mask in the

status register (SR[I]) is set to a value lower than the interrupt’s level, a spurious interrupt

may occur. This is because by the time the status register acknowledges this interrupt,

the interrupt has been masked. A spurious interrupt is generated because the CPU

cannot determine the interrupt source. To avoid this situation for interrupts sources with

levels 1-6, first write a higher level interrupt mask to the status register, before setting the

mask in the IMR or the module’s interrupt mask register. After the mask is set, return the

interrupt mask in the status register to its previous value. Since level seven interrupts

cannot be disabled in the status register prior to masking, use of the IMR or module

interrupt mask registers to disable level seven interrupts is not recommended.’

Table 1. MCF5282UM Rev 2.3 Errata (continued)

Location Description

fsys fref 2MFD 2+()×

2RFD

----------------------------------------------fref 2MFD 2+()×fsys max()

fsys fsys max()

≤;≤;=

MCF5282 User’s Manual Errata, Rev. 15

Errata for Revision 2.0

Freescale Semiconductor6

3 Errata for Revision 2.0

Chapter 17 The maximum buffer size of the FEC is 2032 bytes. Replace any mention of the max size

being 2047 bytes with 2032 bytes.

Table 17-2/17-5 In PALR/PAUR entry, delete “(only needed for full duplex flow control)”

Figure 17-23/17-39 Change FRSR to read/write instead of read-only.

25.4.10/25-16 Change CANICR to ICRn.

Table 25-17/25-29 Add the following information to BITERR and ACKERR descriptions: “To clear this bit, first

read it as a one, then write it as a one. Writing zero has no effect.”

Table 25-17/25-30 Change bit ordering: ERRINT should be bit 2 and BOFFINT should be bit 1.

Table 25-19/25-32 Change BUFnI field description from “To clear an interrupt flag, first read the flag as a one,

then write it as a zero” to “To clear an interrupt flag, first read the flag as a one, then write

it as a one.”

Chapter 33 It is crucial during power-up that VDD never exceeds VDDH by more that ~0.3V. There are

diode devices between the two voltage domains, and violating this rule can lead to a

latch-up condition.

Table 33-8/33-7 In the PLL Electrical Specifications table, only specs for the 80MHz MCF5282 device were

listed. Insert specs for the 66MHz device in the first 2 rows and also declare symbol

fsys(max), as shown below:

Table 3. MCF5282UM Rev 2.0 Errata

Location Description

Table 33-8/33-9 Reference to ‘TA = TL to TH’ was not deleted. Delete.

Table 2. MCF5282UM Rev 2.1 & 2.2 Errata (continued)

Location Description

Characteristic Symbol Min Max Unit

66MHz 80MHz

PLL Reference Frequency Range

Crystal reference

External reference

1:1 Mode

fref_crystal

fref_ext

fref_1:1

33.33

8.33

66.66

10.0

MHz

System Frequency 1

External Clock Mode

On-Chip PLL Frequency

fsys 0

fref / 32

fsys(max)

66.66

fsys(max)

MHz

Errata for Revision 1.0

MCF5282 User’s Manual Errata, Rev. 15

Freescale Semiconductor 7

4 Errata for Revision 1.0

Table 4. MCF5282UM Rev 1.0 Errata

Location Description

1.1/1-1 Change ‘Real time debug support, with two user-visible hardware breakpoint registers’

To ‘Real time debug support, with one user-visible hardware breakpoint register’

Table 2-2/2-7 Change the I field description to read: “Interrupt level mask. Defines the current interrupt

level. Interrupt requests are inhibited for all priority levels less than or equal to the current

level, except the edge-sensitive level 7 request, which cannot be masked.”

Table 5-1/5-2 Replace the description of PRI1 and PRI2 with the following:

Table 5-1/5-3 Add the following note to the SPV bit description: “The BDE bit in the second RAMBAR

see Section 8.4.2, ‘Memory Base Address Register (RAMBAR).’”

Description

Priority bit. PRI1 determines if DMA or CPU has priority in upper 32K bank of

memory. PRI2 determines if DMA or CPU has priority in lower 32K bank of

memory. If bit is set, DMA has priority. If bit is reset, CPU has priority. Priority is

determined according to the following table.

NOTE: The Motorola-recommended setting for the priority bits is 00.

PRI[1:2] Upper Bank

Priority Lower Bank

Priority

00 DMA Accesses DMA Accesses

01 DMA Accesses CPU Accesses

10 CPU Accesses DMA Accesses

11 CPU Accesses CPU Accesses

MCF5282 User’s Manual Errata, Rev. 15

Errata for Revision 1.0

Freescale Semiconductor8

Figure 6-2/6-4 Replace Figure 6-2, “CFM 512K Array Memory Map,” with the figure below.

Figure 6-2. CFM 512K Array Memory Map

Table 6-12/6-16 Change value for page erase verify command to 0x06.

Table 6-13/6-20 Change value for page erase verify command to 0x06.

Table 8-3/8-5 Add the following note the BDE bit description: “The SPV bit in the CPU’s RAMBAR must

also be set to allow dual port access to the SRAM. For more information, see Section

5.3.1, ‘SRAM Base Address Register (RAMBAR).’”

Figure 9-1/9-3 Remove ÷ 2 from CLKGEN block.

10.3.6/10-11 Add this text to the end of the first paragraph: “If a specific interrupt request is completely

unused, the ICRnx value can remain in its reset (and disabled) state.”

10.5/10-17 Add the following note: “The wakeup mask level taken from LPICR[6:4] is adjusted by

hardware to allow a level 7 IRQ to generate a wakeup. That is, the wakeup mask value

used by the interrupt controller must be in the range of 0–6.”

Figure 12-4/12-8 Change CSCRn to reflect that AA is set to ‘1’ at reset.

13.5/13-15 Remove final paragraph. The paragraph incorrectly states that the MCF5282 does not have

a bus monitor.

Table 4. MCF5282UM Rev 1.0 Errata (continued)

Location Description

0x0007 FFFF

0x0004 000C

0x0000 0000

0x0000 0004

0x0000 0008

0x0000 000C

0x0003 FFFF

0x0004 0000

0x0004 0004

0x0004 0008

3H[1] 3L[1]

2H[1] 2L[1]

3H[0] 3L[0]

2H[0] 2L[0]

1H[1] 1L[1]

0H[1] 0L[1]

1H[1] 1L[1]

0H[0] 0L[0]

Logical Block 1 (256 Kbytes)

Memory

Array 2H

2H[31] 2L[31]

Memory

Array 2L

2H[0] 2L[0]

Flash Physical Block 2 Flash Physical Block 3

3H[31] 3L[31]

3H[0] 3L[0]

Memory

Array 3H Memory

Array 3L

Logical Block 0 (256 Kbytes)

Memory

Array 0H

0H[31] 0L[31]

Memory

Array 0L

0H[0] 0L[0]

Flash Physical Block 0 Flash Physical Block 1

1H[31] 1L[31]

1H[0] 1L[0]

Memory

Array 1H Memory

Array 1L

Each memory array = 64 Kbytes

(16 bits wide ×32K)

Each physical block = 128 Kbytes

(32 bits wide ×32K)

Configuration Field

(0x0000_0400–

0x0000_0417)

Errata for Revision 1.0

MCF5282 User’s Manual Errata, Rev. 15

Freescale Semiconductor 9

Table 17-13/17-26 Change encodings for bits 31–9 to:

0The corresponding interrupt source is masked.

1The corresponding interrupt source is not masked.

Chapter 19 Change PIT1–PIT4 to PIT0–PIT3 throughout chapter. When a timer is referenced

individually, PIT1 should be PIT0, PIT2 should be PIT1, PIT3 should be PIT2, and PIT4

should be PIT3. Other chapters in the user’s manual use the correct nomenclature:

PIT0–PIT3.

19.6.3/19-7 Change timeout period equation to the equation below.

Figure 23-11 Change UISR bits 5–3 to reserved bits

24.6.1/24-11 Change ‘I2CR = 0xA’ to ‘I2CR = 0xA0.’

27.2.1/27-2 Change ‘When interfacing to 16-bit ports, the port C and D pins and PJ[7:6] (BS[3:2]) can

be configured as general-purpose input/output (I/O)’

To ‘When interfacing to 16-bit ports, the port C and D pins and PJ[5:4] (BS[1:0]) can be

configured as general-purpose input/output (I/O)’

32.2/32-7 Added additional device number order information to Table 32-2.

Chapter 33 Delete references to ‘TA = TL to TH’.

Table 33-1/33-1 The Digital Input Voltage (VIN) absolute maximum rating should be -0.3 to 6.0 V

Table 33-6/33-8 The normal operation analog supply current (IDDA) maximum value has been changed to

5.0 mA.

Table 4. MCF5282UM Rev 1.0 Errata (continued)

Location Description

Timeout period PRE[3:0] (PM[15:0] 1)+2××

system clock

-----------------------------------------------------------------------------=

Table 32-2. Orderable Part Numbers

Motorola

Part Number Description Speed Temperature

MCF5280CVF66 MCF5280 RISC Microprocessor, 256 MAPBGA 66.67 MHz -40°to +85°C

MCF5280CVF80 MCF5280 RISC Microprocessor, 256 MAPBGA 80 MHz -40°to +85°C

MCF5281CVF66 MCF5281 RISC Microprocessor, 256 MAPBGA 66.67 MHz -40°to +85°C

MCF5281CVF80 MCF5281 RISC Microprocessor, 256 MAPBGA 80 MHz -40°to +85°C

MCF5282CVF66 MCF5282 RISC Microprocessor, 256 MAPBGA 66.67 MHz -40°to +85°C

MCF5282CVF80 MCF5282 RISC Microprocessor, 256 MAPBGA 80 MHz -40°to +85°C

MCF5282 User’s Manual Errata, Rev. 15

Errata for Revision 1.0

Freescale Semiconductor10

Figure 33-5/33-16 Replace Figure 33-5, ‘SDRAM Read Cycle’ with the figure below.

Figure 33-5. SDRAM Read Cycle

Table 14-3/14-11 Change ‘Internal Pull-Up’ column to pull-up indications in the table below.

Table 14-3. MCF5282 Signals and Pin Numbers Sorted by Function

MAPBGA Pin Pin Functions Description Primary

I/O

Internal

Pull-up

Primary2Secondary Tertiary

Reset

R11 RSTI — — Reset in IYes

P11 RSTO — — Reset out O —

Clock

T8 EXTAL — — External clock/crystal in I —

Table 4. MCF5282UM Rev 1.0 Errata (continued)

Location Description

A[23:0]

SRAS

D[31:0]

ACTV NOP

SDRAM_CS[1:0]

READ

Column

CLKOUT

DRAMW

BS[3:0]

12345678910 11 12 13

DACR[CASL] = 2

SCAS

NOP

Row

PRE

Inhaltsverzeichnis

Andere Freescale Semiconductor Mikrocontroller Handbücher

Freescale Semiconductor

Freescale Semiconductor MC9S12ZVHL64 Bedienungsanleitung

Freescale Semiconductor

Freescale Semiconductor MPC5517G Bedienungsanleitung

Freescale Semiconductor

Freescale Semiconductor MCUSLK Bedienungsanleitung

Freescale Semiconductor

Freescale Semiconductor FRDM-KL03Z Bedienungsanleitung

Freescale Semiconductor

Freescale Semiconductor MPC5553 Bedienungsanleitung

Freescale Semiconductor

Freescale Semiconductor QE128 Bedienungsanleitung

Freescale Semiconductor

Freescale Semiconductor FLEXIS EVB51JM128 Bedienungsanleitung

Freescale Semiconductor

Freescale Semiconductor TWR-K60N512 Bedienungsanleitung

Freescale Semiconductor

Freescale Semiconductor MPC5565 Bedienungsanleitung

Freescale Semiconductor

Freescale Semiconductor *KE02 Series Gebrauchsanweisung

Freescale Semiconductor

Freescale Semiconductor MCF51CN128 Bedienungsanleitung

Freescale Semiconductor

Freescale Semiconductor MC68881 Bedienungsanleitung

Freescale Semiconductor

Freescale Semiconductor Kinetis TWR-K21D50M Bedienungsanleitung

Freescale Semiconductor

Freescale Semiconductor T4240 Bedienungsanleitung

Freescale Semiconductor

Freescale Semiconductor FRDM-KL05Z Bedienungsanleitung

Freescale Semiconductor

Freescale Semiconductor MC9S08PA32 Gebrauchsanweisung

Freescale Semiconductor

Freescale Semiconductor M68HC08 series Bedienungsanleitung

Freescale Semiconductor

Freescale Semiconductor ColdFire MCF5213 Bedienungsanleitung

Freescale Semiconductor

Freescale Semiconductor FRDM-KL82Z Bedienungsanleitung

Freescale Semiconductor

Freescale Semiconductor QorIQ T2080 Bedienungsanleitung

Freescale Semiconductor

Freescale Semiconductor MC9S12XHY Series Bedienungsanleitung

Freescale Semiconductor

Freescale Semiconductor TWR-K21F120M Bedienungsanleitung

Freescale Semiconductor

Freescale Semiconductor MPC561 Bedienungsanleitung

Freescale Semiconductor

Freescale Semiconductor KV31F Bedienungsanleitung

Beliebte Mikrocontroller Handbücher anderer Marken

AMS

AMS AS7261 Demo Kit Bedienungsanleitung

Novatek

Novatek NT6861 Bedienungsanleitung

Espressif Systems

Espressif Systems ESP8266 SDK Einrichtungshandbuch

Nuvoton

Nuvoton ISD61S00 ChipCorder Leitfaden

STMicrolectronics

STMicrolectronics ST7 Assembler Linker Bedienungsanleitung

Texas Instruments

Texas Instruments Chipcon CC2420DK Bedienungsanleitung

Lantronix

Lantronix Intrinsyc Open-Q 865XR SOM Bedienungsanleitung

NEC

NEC 78GK0S/K 1+ Series Montage- und Bedienungsanleitung

Mikroe

Mikroe SEMITECH N-PLC Click Montage- und Bedienungsanleitung

Intel

Intel Agilex Bedienungsanleitung

Cypress

Cypress CY4607 HX2VL Bedienungsanleitung

DIGITAL-LOGIC

DIGITAL-LOGIC MICROSPACE Bedienungsanleitung

Texas Instruments

Texas Instruments TMS320F2837 D Series Bedienungsanleitung

CYPRES

CYPRES CY14NVSRAMKIT-001 Bedienungsanleitung

Texas Instruments

Texas Instruments INA-DUAL-2AMP-EVM Bedienungsanleitung

Espressif Systems

Espressif Systems ESP8266EX Betriebsanleitung

Abov

Abov AC33M8128L Bedienungsanleitung

Laird

Laird BL654PA Bedienungsanleitung